

# MOSEL VITELIC MS6264

## 8K x 8 CMOS STATIC RAM

### Features

- Available in 70/100 ns (Max.)
- Automatic power-down when chip disabled
- Lower power consumption:
  - MS6264L
  - 467.5mW (Max.) Operating
  - 16.5mW (Max.) Standby
  - 500 $\mu$ W (Max.) Standby
- TTL compatible interface levels
- Single 5V power supply
- Fully static operation
- Three state outputs
- Two chip enable ( $\overline{E}_1$  and  $E_2$ ) for simple memory expansion
- Data retention as low as 2V


### Description

The MS6264 is a high performance, low power CMOS static RAM organized as 8192 words by 8 bits. The device supports easy memory expansion with both an active LOW chip enable ( $\overline{E}_1$ ) and an active High chip enable ( $E_2$ ), as well as an active LOW output enable ( $\overline{G}$ ) and tri-state outputs. An automatic power-down feature is included which reduces the chip power by 80% in TTL standby mode, and by over 95% in full power-down mode.


The device is manufactured in MOSEL VITELIC's high performance CMOS process and operates from a single 5V power supply. All inputs and outputs are TTL compatible. Data is retained to as low as  $V_{CC} = 2V$ .

The MS6264 is packaged in the JEDEC standard 28 pin 600 mil wide DIP and 330 mil wide SOG.

### Pin Configuration



### Functional Block Diagram



**Pin Descriptions**

**A<sub>0</sub> - A<sub>12</sub> Address Inputs**

These 13 address inputs select one of the 8192 8-bit words in the RAM.

**$\bar{E}_1$  Chip Enable 1 Input**

**E<sub>2</sub> Chip Enable 2 Input**

E<sub>1</sub> is active LOW and E<sub>2</sub> is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

**$\bar{G}$  Output Enable Input**

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ

pins will be in the high impedance state when  $\bar{G}$  is inactive.

**$\bar{W}$  Write Enable Input**

The write enable input is active LOW and controls read and write operations. With the chip selected, when  $\bar{W}$  is HIGH and  $\bar{G}$  is LOW, output data will be present at the DQ pins; when  $\bar{W}$  is LOW, the data present on the DQ pins will be written into the selected memory location.

**DQ<sub>0</sub> - DQ<sub>7</sub> Data Input/Output Ports**

These 8 bidirectional ports are used to read data from or write data into the RAM.

**V<sub>CC</sub> Power Supply**

**GND Ground**

**Truth Table**

MODE	$\bar{W}$	$\bar{E}_1$	E <sub>2</sub>	$\bar{G}$	I/O OPERATION	V <sub>CC</sub> CURRENT
Not Selected	X	H	X	X	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
(Power Down)	X	X	L	X	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	H	L	H	H	High Z	I <sub>CC</sub>
Read	H	L	H	L	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	L	H	X	D <sub>IN</sub>	I <sub>CC</sub>

**Absolute Maximum Ratings (1)**

SYMBOL	PARAMETER	RATING	UNITS
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.3 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +125	°C
T <sub>STG</sub>	Storage Temperature	-40 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Operating Range**

RANGE	AMBIENT TEMPERATURE	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

**Capacitance (1) (T<sub>A</sub> = 25°C, f = 1.0MHz)**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>N</sub> = 0V	6	pF
C <sub>DQ</sub>	Input/Output Capacitance	V <sub>I/O</sub> = 0V	8	pF

1. This parameter is guaranteed and not tested.

**DC Electrical Characteristics (over the operating range)**

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MS6264L			UNITS
			MIN.	TYP.(1)	MAX.	
$V_{IL}$	Guaranteed Input Low Voltage <sup>(2)</sup>		-0.3	-	+0.8	V
$V_H$	Guaranteed Input High Voltage <sup>(2)</sup>		2.2	-	6.0	V
$I_{IL}$	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 0V \text{ to } V_{CC}$	-2	-	2	$\mu\text{A}$
$I_{OL}$	Output Leakage Current	$V_{CC} = \text{Max}, \bar{E}_1 = V_{IH}, \text{ or } E_2 = V_{IL}, \text{ or } \bar{G} = V_H, V_N = 0V \text{ to } V_{CC}$	-2	-	2	$\mu\text{A}$
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min}, I_{OL} = 2.1\text{mA}$	-	-	0.4	V
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min}, I_{OH} = -1\text{mA}$	2.4	-	-	V
$I_{CC}$	Operating Power Supply Current	$V_{CC} = \text{Max}, \bar{E}_1 = V_{IL}, E_2 = V_{IH}, I_{DQ} = 0\text{mA}, F = F_{\text{max}}^{(3)}$	-	45	85	mA
$I_{CCSB}$	Standby Power Supply Current	$V_{CC} = \text{Max}, \bar{E}_1 = V_{IH}, \text{ or } E_2 = V_{IL}, I_{DQ} = 0\text{mA}$	-	-	3	mA
$I_{CCSB1}$	Power Down Power Supply Current	$V_{CC} = \text{Max}, \bar{E}_1 \geq V_{CC} - 0.2V, E_2 \leq 0.2V, V_N \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	-	.01	0.1	mA


1. Typical characteristics are at  $V_{CC} = 5V, T_A = 25^\circ\text{C}$ .
2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3.  $F_{\text{MAX}} = 1/t_{RC}$ .

**Data Retention Characteristics ( $T_A = 0 \text{ to } +70^\circ\text{C}$ )**


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.(1)	MAX.	UNITS
$V_{DR}$	$V_{CC}$ for Data Retention	$\bar{E}_1 \geq V_{CC} - 0.2V, E_2 \leq 0.2V, V_N \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	2.0	-	-	V
$I_{CCDR}$	Data Retention Current	$\bar{E}_1 \geq V_{CC} - 0.2V, E_2 \leq 0.2V, V_N \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$	-	2	50	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
$t_R$	Operation Recovery Time		$t_{RC}^{(2)}$	-	-	ns

1.  $V_{CC} = 2V, T_A = +25^\circ\text{C}$
2.  $t_{RC}$  = Read Cycle Time

**Low  $V_{CC}$  Data Retention Waveform (1) ( $\bar{E}_1$  Controlled)**



**Low  $V_{CC}$  Data Retention Waveform (2) ( $E_2$  Controlled)**



**AC Test Conditions**

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output Timing	1.5V
Reference Level	

**Key to Switching Waveforms**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MOV ON RISE FROM H TO L	WILL BE CHANGING FROM H TO L
	MOV ON RISE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
	DCE & N/O APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

**AC Test Loads and Waveforms**




Figure 1a





Figure 1b

Equivalent to:



THEVENIN EQUIVALENT

ALL INPUT PULSES




Figure 2


**AC Electrical Characteristics (over the operating range)**

**READ CYCLE**


JEDEC PARAMETER NAME	PARAMETER NAME	PARAMETER	MS6264L-70			MS6264L-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
$t_{AVAX}$	$t_{FC}$	Read Cycle Time	70	-	-	100	-	-	ns
$t_{AVQV}$	$t_{AA}$	Address Access Time	-	-	70	-	-	100	ns
$t_{E1LQV}$	$t_{ACS1}$	Chip Select Access Time ( $\bar{E}_1$ )	-	-	70	-	-	100	ns
$t_{E2HQV}$	$t_{ACS2}$	Chip Select Access Time ( $E_2$ )	-	-	70	-	-	100	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Valid	-	-	35	-	-	50	ns
$t_{E1LQX}$	$t_{CLZ1}$	Chip Select to Output Low Z ( $\bar{E}_1$ )	5	-	-	5	-	-	ns
$t_{E2HQX}$	$t_{CLZ2}$	Chip Select to to Output Low Z ( $E_2$ )	5	-	-	5	-	-	ns
$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output in Low Z	5	-	-	5	-	-	ns
$t_{E1HQZ}$	$t_{CHZ1}$	Chip Deselect to Output in High Z ( $\bar{E}_1$ )	0	-	35	0	-	35	ns
$t_{E2HQZ}$	$t_{CHZ2}$	Chip Deselect to Output in High Z ( $E_2$ )	0	-	35	0	-	35	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	-	30	0	-	35	ns
$t_{AXQX}$	$t_{OH}$	Output Hold from Address Change	5	-	-	5	-	-	ns

**Switching Waveforms (Read Cycle)**


**READ CYCLE 1(1,2,4)**



**READ CYCLE 2<sup>(1,3,4)</sup>**



**READ CYCLE 3**



**Notes:**

1.  $\bar{W}$  is high for READ Cycle.
2. Device is continuously selected  $\bar{E}_1 = V_{IL}$  and  $E_2 = V_{IH}$ .
3. Address valid prior to or coincident with  $\bar{E}_1$  transition low and/or  $E_2$  transition high.
4.  $\bar{G} = V_{IL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1b. This parameter is guaranteed but not 100% tested.


**AC Electrical Characteristics (over the operating range)**

**WRITE CYCLE**


JEDEC PARAMETER NAME	PARAMETER NAME	PARAMETER	MS6264L-70			MS6264L-10			UNIT	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	70	-	-	100	-	-	ns	
$t_{E1LWH}$	$t_{OW}$	Chip Select to End of Write	60	-	-	80	-	-	ns	
$t_{AVWL}$	$t_{AS}$	Address Set up Time	0	-	-	0	-	-	ns	
$t_{AVWH}$	$t_{AW}$	Address Valid to End of Write	65	-	-	80	-	-	ns	
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	40	-	-	60	-	-	ns	
$t_{WHAX}$	$t_{WR1}$	Write Recovery Time	$\bar{E}_1, \bar{W}$	5	-	-	5	-	-	ns
$t_{E2LAX}$	$t_{WR2}$	Write Recovery Time	$E_2$	5	-	-	5	-	-	ns
$t_{WLQZ}$	$t_{WHZ}$	Write to Output in High Z		0	-	30	-	-	35	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap		30	-	-	40	-	-	ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time		0	-	-	0	-	-	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z		0	-	30	0	-	35	ns
$t_{WHQX}$	$t_{OW}$	End of Write to Output Active		5	-	-	5	-	-	ns

**Switching Waveforms (Write Cycle)**

**WRITE CYCLE 1<sup>(1)</sup>**



**WRITE CYCLE 2<sup>(1,6)</sup>**



**Notes:**


1.  $\bar{W}$  must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of  $\bar{E}_1$  and  $E_2$  active and  $\bar{W}$  low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3.  $T_{WR}$  is measured from the earlier of  $\bar{E}_1$  or  $\bar{W}$  going high or  $E_2$  going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\bar{E}_1$  low transition or the  $E_2$  high transition occurs simultaneously with the  $\bar{W}$  low transitions or after the  $\bar{W}$  transition, outputs remain in a high impedance state.
6.  $\bar{G}$  is continuously low ( $\bar{G} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8.  $D_{OUT}$  is the read data of next address.
9. If  $\bar{E}_1$  is low and  $E_2$  is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1b. This parameter is guaranteed but not 100% tested.
11.  $t_{CW}$  is measured from the later of  $\bar{E}_1$  going low or  $E_2$  going high to the end of write.

**Ordering Information**

SPEED (ns)	ORDERING PART NUMBER	PACKAGE REFERENCE NO.	TEMPERATURE RANGE
70	MS6264L-70PC	28 pin 600 mil Plastic DIP	0°C to +70°C
70	MS6264L-70FC	28 pin 330 mil Small Outline	0°C to +70°C
100	MS6264L-10PC	28 pin 600 mil Plastic DIP	0°C to +70°C
100	MS6264L-10FC	28 pin 300 mil Small Outline	0°C to +70°C

**Package Dimensions**

**28 Pin 600 mil Plastic DIP #1**



**28 Pin 330 mil SOG #2**

