

## Successive Approximation Registers

#### **FEATURES**


- Contains all the storage and control for successive approximation A to D converters.
- Provision for register extension or truncation.
- Can be operated in START-STOP or continuous conversion mode.
- 100% reliability assurance testing in compliance with MIL-STD-883.
- Can be used as serial-to-parallel counter or ring
- Electrically tested and optically inspected dice for the assemblers of hybrid products.


### GENERAL DESCRIPTION

The AM2502/3/4 are 8-bit and 12-bit TTL Successive Approximation Registers. They contain all the digital control and storage necessary for successive approximation analog to digital conversion and can also be used in digital systems as the control and storage element in recursive digital routines.

The registers consist of a set of master latches which act as the control elements and change state when the input clock is LOW, and a set of slave latches that hold the register data and change on the input clock LOW to HIGH transition. Externally the device acts as a special purchase serial to parallel converter which accepts data at the D input of the register and sends the data to the appropriate slave latch to appear at the register output and the DO output on the 2502 and 2504 when the clock goes from LOW to HIGH. There are no restrictions on the data input; it can change state at any time except during the set-up time just prior to the clock transition. At the same time data enters the register bit the next less significant bit is set to a LOW, ready for the next iteration.

The AM25L02/L03/L04 are low power equivalents of the AM2502/03/04.





#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	0.5V to +7V
DC Voltage Applied to Outputs for High Output State	−0.5V to V <sup>+</sup>
DC Input Voltage	0.5V to +5.5V
Output Current, Into Outputs	30mA
DC Input Current	30mA to +5.0mA
Storage Temperature	65°C to +150°C
Operating Temperatures	
M devices	55°C to +125°C
C devices	0°C to +70°C
Lead Temperature (soldering, 10s)	300°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **OPERATING CHARACTERISTICS** V\* = 5V, T<sub>A</sub> = Operating Temperature Range unless otherwise specified

						LIMITS			
PARAMETI	R	SYMBOL	TEST	CONDIT	IONS	MIN. TYP.(1) MAX.		UNIT	
Output high voltage		Voн	$V^{+} = min, I_{OH} = -0.48mA$		2.4	3.6		٧	
, -			VIN - VIL	or V <sub>IH</sub>					
Output low voltage		Vol	V <sup>+</sup> = min,	$I_{OH} = 0.96$	6mA		0.2	0.4	٧
			VIN = VIL	or ViH					
Input high voltage	7-7-	ViH	Guarante	ed input lo	gic HIGH	2.0			٧
			voltage fo	r all input	s				
Input low voltage		VIL	Guarante	ed input lo	gic LOW			0.8	٧
		i	voltage fo	r all input	s				
Unit load	AM2502/3/4	l <sub>1</sub> L	V <sup>+</sup> = max	$V_{IN} = 0.4$	v ]		-1.0	-1.6	mA
input low current (2)	AM25L02/3/4		ļ				-0.25	-0.4	
Unit load	AM2502/3/4	l <sub>iH</sub>	V <sup>+</sup> = max	$V_{IN} = 2.4$	V		6.0	40	μΑ
input high current (2)	AM25L02/3/4		<u> </u>				2.0	20	
Input high current		Пн	V⁺ = max					1.0	mA
Output short circuit c	urrent	Isc	V <sup>+</sup> = max	$V_0 = 0V$		-10	-25	-45	mA
			L		25L02/3/4	-3	-7	-16	
Power Supply Curren	t	I <sup>+</sup>	V⁺ = max	AM2502/			65	95	mA
					M		65	85	
			1	AM25L02			25	35	mA
			1		M		25	33	<b></b>
				AM2504	С		90	124	mA
					M		90	110	
				AM25L04			30	45	mA
			1		М		30	42	

**NOTES: 1.** Typical limits are with  $V^+ = 5.0V$ ,  $T_A = 25^{\circ}C$  and maximum loading.

2. Actual input currents are obtained by multiplying unit load current by input load factor (see Loading Rules).

#### **SWITCHING CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V^{+} = 5.0V$ , $C_L = 15pF$

		Α	M2502/	3/4	AM25L02/3/4				
PARAMETERS	RAMETERS DESCRIPTION		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t <sub>pd+</sub>	Turn Off Delay CP to Output HIC	10	26	38	20	75	110*	ns	
t <sub>pd</sub> -	Turn On Delay CP to Output LO	10	18	28	20	75	100	ns	
t <sub>s</sub> (D)	Set-up Time Data Input	-10	4	8	-15	8	20	ns	
t <sub>s</sub> (S)	Set-up Time Start Input	0	9	16	0	20	25	ns	
t <sub>pd+</sub> (E)	Turn Off Delay E to Q7(11)	(AM25(L)03/4)		13	19		50	75	ns
t <sub>pd</sub> _(E)	Turn On Delay E to Q7(11) LOW CP = H, S = L			16	24		60	75	ns
tpwL(CP)	Minimum LOW Clock Pulse Width			28	46		100	150	ns
t <sub>pwH</sub> (CP)	Minimum HIGH Clock Pulse Width			12	20		70	100	ns
f <sub>max</sub>	Maximum Clock Frequency			25		3.5	5.0		MHz

### INTERSIL

25(L)02/3 LOADING RULES (IN UNIT LOADS)

		INF	UT	FAN	OUT
INPUT/	PIN	UNIT LOAD		OUTPUT	OUTPUT
OUTPUT	NO.'s	LOW	HIGH	HIGH	LOW
Ē (2503)	1	2	2	_	_
DO (2502)	1	_		12	6
CC	2		_	12	6
Q <sub>0</sub>	3	_	_	12	6
Q <sub>1</sub>	4	_		12	6
Q <sub>2</sub>	5			12	6
Q <sub>3</sub>	6	_	_	12	6
D	7	2	2		
GND	8		_	-	_
CP	9	1	1	_	
Ŝ	10	1	2	_	
Q <sub>4</sub>	11			12	6
Q <sub>5</sub>	12	_	_	12	6
Q <sub>6</sub>	13		_	12	6
Q <sub>7</sub>	14	_		12	6
Q <sub>7</sub>	15	_		12	6
V <sup>+</sup>	16			_	_


25(L)04 LOADING RULES (IN UNIT LOADS)

		INF	TU	FAN	OUT
INPUT/	PIN		LOAD	OUTPUT	OUTPUT
OUTPUT	NO.'s	LOW	HIGH	HIGH	LOW
Ē	1	2	2		
DO	2			12	6
CC	3	_	_	12	6
Q <sub>0</sub>	4	_	_	12	6
Q <sub>1</sub>	5	_	_	12	6
Q <sub>2</sub>	6	_	_	12	6
Q <sub>3</sub>	7	_		12	6
Q <sub>4</sub>	8		<u> </u>	12	6
Q <sub>5</sub>	9	_		12	6
NC	10	_	_	<u> </u>	
D	11	2	2		
GND	12	_	_		
СР	13	1	1		<u> </u>
Š	14	1	2		
NC	15	_		_	_
Q <sub>6</sub>	16	_		12	6
Q <sub>7</sub>	17		T -	12	6
Q <sub>8</sub>	18	<b>—</b>	1 -	12	6
Q <sub>9</sub>	19	T -	T -	12	6
Q <sub>10</sub>	20			12	6
Q <sub>11</sub>	21		T -	12	6
NC	22	-	T -		_
Q <sub>11</sub>	23	-	_	12	6
V <sup>+</sup>	24	1 =			


NC = No Connection

#### INPUT/OUTPUT INTERFACE CONDITIONS


#### **VOLTAGE INTERFACE CONDITIONS — LOW & HIGH**



#### **CURRENT INTERFACE CONDITIONS — LOW**



#### **CURRENT INTERFACE CONDITIONS — HIGH**



AM25(L)02/3 TRUTH TABLE

TIME	IN	rur	S		OUTPUTS								
<b>t</b> n	D	S	ш	Ď	Q <sub>7</sub>	Q <sub>6</sub>	<b>Q</b> 5	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	ã	ã	CC
0	Х	L	Ļ	Х	Х	Х	Х	Х	X	Х	Х	Х	Х
1	D <sub>7</sub>	Н	٦	Х	L	I	Ι	Ι	Ι	Η	Ή	Ι	Н
2	D <sub>6</sub>	Н	L	D <sub>7</sub>	<b>D</b> 7	L	н	Н	Η	Н	Н	Н	Н
3	D <sub>5</sub>	Ι	۲	D <sub>6</sub>	D <sub>7</sub>	D <sub>6</sub>	L	Н	I	Η	Η	Ι	H
4	D4	H	ч	D <sub>5</sub>	Đ7	D <sub>6</sub>	D <sub>5</sub>	٦	Ι	Н	Ι	Н	Н
5	D <sub>3</sub>	н	۲	D <sub>4</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	۲	H	H	Н	Н
6	D <sub>2</sub>	Н	L	D <sub>3</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	L	H	Ι	H
7	D <sub>1</sub>	Н	L	D <sub>2</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	١	Ι	Н
8	Do	Η	J	D <sub>1</sub>	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	Di	L	Н
. 9	Х	Н	L	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	<b>D</b> 5	D <sub>4</sub>	DЗ	D <sub>2</sub>	D <sub>1</sub>	Do	Ĺ
10	Х	Х	L	Х	D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	Dī	Dο	٦
	Х	Х	Н	Х	H	NC	NC	NC	NC	NC	NC	NÇ	NC

H = HIGH Voltage Level

L = LOW Voltage Level


X = Don't Care

NC = No Change


Note: Truth Table for 25(L)04 is extended to include 12 outputs.

#### **USER NOTES FOR A/D CONVERSION**

- 1. The register can be used with current switches which are either active high or active low. If active low current switches are used, the resulting digital output from the register is active LOW. That is, a logic "1" is represented as a low voltage level. If active high current switches are used then the digital output is active HIGH; a logic "1" is represented as a high voltage level.
- For a maximum digital error of ±1/2 LSB the comparator must be biased. If active high current switches are used, the comparator should be biased +1/2 LSB and if the current switches are active low, the comparator must be biased -1/2 LSB.
- The register, by suitable selection of resistor ladder network, can be used to perform either binary or BCD conversion.
- 4. The register can also be used to perform 2's complement conversion by offsetting the comparator 1/2 full range +1/2 LSB and using the complement of the MSB Q<sub>7</sub>(11) as the sign bit.
- If the register is truncated and operated in the continuous conversion mode a lock-up condition may occur on power-on. This situation can be overcome by making the START input the OR function of CC and the appropriate register output.



Note: Arbitrary Conversion shown. Timing chart for AM25(L)04 is extended to include 12 outputs, starting with Q<sub>11</sub>.



# **DEFINITION OF TERMS SUBSCRIPT TERMS**:

H-HIGH, applying to a HIGH logic level or when used with V<sub>CC</sub> to indicate high V<sub>CC</sub> value.

I-Input

L-LOW, applying to LOW logic level or when used with Vcc to indicate low Vcc value.

O-Output.

#### **FUNCTIONAL TERMS:**

Fan-Out – The logic HIGH or LOW output drive capability in terms of Input Unit Loads.

Input Unit Load One T2L gate input load. In the HIGH state it is equal to  $I_{IH}$  and in the LOW state it is equal to  $I_{IL}$ .

CP-The clock input of the register.

**CC** – The conversion complete output. This output remains HIGH during a conversion and goes LOW when a conversion is complete.

D - The serial data input of the register.

**E**-The register enable. This input is used to expand the length of the register and when HIGH forces the Q<sub>7</sub>(11) register output HIGH and inhibits conversion. When not used for expansion the enable is held at a LOW logic level (Ground).

Q7(11) - The true output of the MSB of the register.

Q<sub>7(11)</sub> - The complement output of the MSB of the register.

 $Q_i$ , i = 7(11) to 0-The outputs of the register.

 $\overline{S}$  – The start input. If the start input is held LOW for at least a clock period the register will be reset to Q<sub>7</sub>(11) LOW and all the remaining outputs HIGH. A start pulse that is LOW for a shorter period of time can be used if it meets the set-up time requirements of the  $\overline{S}$  input.

DO - The serial data output. (The D input delayed one bit.)

#### **OPERATIONAL TERMS:**

IIL - Forward input load current.

IOH-Output HIGH current, forced out of output VOH test.

 $I_{OL}-$  Output LOW current, forced into the output in  $V_{OL}$  test.  $I_{IH}-$  Reverse input load current.

Negative Current - Current flowing out of the device.

Positive Current - Current flowing into the device.

VIH - Minimum logic HIGH input voltage.

VIL- Maximum logic LOW input voltage.

 $m V_{OH}-Minimum$  logic HIGH output voltage with output HIGH current IOH flowing out of output.

 $m V_{OL}-Maximum$  logic LOW output voltage with output LOW current  $\rm I_{OL}$  flowing into output.

**SWITCHING TERMS:** (Measured at the 1.5V logic level.) tod. – The propagation delay from the clock signal LOW-

HIGH transition to an output signal HIGH-LOW transition.  $t_{pd^+}$  – The propagation delay from the clock signal LOW-HIGH transition to an output signal LOW-HIGH transition.

 $t_{pd}$ –( $\bar{E}$ )—The propagation delay from the Enable signal HIGH-LOW transition to the Q<sub>7</sub>(11) output signal HIGH-LOW transition.

 $t_{pd+}(\vec{E})$  – The propagation delay from the Enable signal LOW-HIGH transition to  $Q_7(11)$  output signal LOW-HIGH transition

 $t_s(D)$  – Set-up time required for the logic level to be present at the data input prior to the clock transition from LOW to HIGH in order for the register to respond. The data input should remain steady between  $t_s$  max, and  $t_s$  min. before the clock.

 $t_s(\overline{S})$  — Set-up time required for a LOW level to be present at the  $\overline{S}$  input prior to the clock transition from LOW to HIGH in order for the register to be reset, or time required for a HIGH level to be present on  $\overline{S}$  before the HIGH to LOW clock transition to prevent resetting.

 $t_{pw}(\text{CP})$  – The minimum clock pulse width (LOW or HIGH required for proper register operation.

#### ORDERING INFORMATION

PART	16 PIN CERDIP	16 PIN PLASTIC DIP	DICE	
AM2502C	AM2502DC	AM2502PC	AM2502XC	
AM2502M	AM2502DM		AM2502XM	
AM2503C	AM2503DC	AM2503PC	AM2503XC	
AM2503M	AM2503DM		AM2503XM	
	24 pin CERDIP	24 pin plastic DIP	24 pin Flatpak	Dice
AM2504C	AM2504DC	AM2504PC		AM2504XC
AM2504M	AM2504DM		AM2504FM	AM2504XM

To order "L" devices, insert "L" following "25"; e.g., AM25L02DM

NOTES: C - Commercial Temperature Range (0°C to +70°C)

M - Military Temperature Range (-55°C to +125°C)

#### CIRCUIT DESCRIPTION

The register is reset by holding the  $\overline{S}$  (Start) signal LOW during the clock LOW-to-HIGH transition. The register synchronously resets to the state Q<sub>7</sub>(11) LOW, (Note 2) and all the remaining register outputs HIGH. The  $\overline{CC}$  (Conversion Complete) signal is also set HIGH at this time. The  $\overline{S}$  signal should not be brought back HIGH until after the


clock LOW-to-HIGH transition in order to guarantee correct resetting. After the clock has gone HIGH resetting the register, the  $\overline{S}$  signal is removed. On the next clock LOW-to-HIGH transition the data on the D input is set into the  $Q_{7}(11)$  register bit and the  $Q_{6}(10)$  register bit is set to a LOW ready for the next clock cycle. On the next clock LOW-to-HIGH transition data enters the  $Q_{6}(10)$  register bit and  $Q_{5}(9)$  is set to a LOW. This operation is repeated for each register bit in turn until the register has been filled. When the data goes into  $Q_{0}$ , the  $\overline{CC}$  signal goes LOW, and the register is inhibited from further change until reset by a START signal.

To allow two's complement conversion the complementary output of the most significant register bit is made available. An active LOW enable input,  $\overline{E}$ , on the 2503 and 2504 allows devices to be connected together to form a longer register by connecting the clock, D, and  $\overline{S}$  inputs together and connecting the  $\overline{CC}$  output of one device to the  $\overline{E}$  input of the next less significant device. When the START signal resets the register, the  $\overline{E}$  signal goes HIGH, forcing the  $Q_7(11)$  bit HIGH and inhibiting the device from accepting data until the previous device is full and its  $\overline{CC}$  goes LOW. If only one device is used the  $\overline{E}$  input should be held at a LOW logic level (Ground). If all the bits are not required, the register may be truncated and conversion time saved by using a register output going LOW rather than the  $\overline{CC}$  signal to indicate the end of conversion.

### REF IN 3 ANALOG IN > 510Ω 15V o AD7541 16 15 14 13 12 11 10 9 MSR OUTPUTS FOR CONTINUOUS CONVERSION 16 17 18 19 20 21 23 START AM251 04 1000 СС 470pF CONVERSION COMPLETE SIGNAL 74LS00 5.1k0

MODERATE COST A/D CONVERTER

#### **CHIP TOPOGRAPHY**



## This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.