# Ultra Low Power Sub-1GHz RF Receiver

### Features:

■ Frequency range: 127 ~1020MHz

■ Demodulation: OOK, (G)FSK 和(G)MSK

■ Data rate: 0.5 ~ 300 kbps

■ Sensitivity: -121 dBm 2.0 kbps,  $F_{RF}$  = 433.92 MHz

-111 dBm 50 kbps,  $F_{RF}$  = 433.92 MHz

■ Voltage range: 1.8 ~3.6 V

■ Rx current: 8.5 mA @ 433.92 MHz, FSK (High power mode)

7.2 mA @ 433.92 MHz, FSK (Low power mode)

Super Low Power receive mode

■ Sleep current: 300 nA, Duty Cycle = OFF

800 nA, Duty Cycle = ON

■ Receiver Features:

- Fast and stable automatic frequency control (AFC)
- ◆ 3 types of clock data recovery system (CDR)
- Fast and accurate signal detection (PJD)
- 4-wire SPI interface
- Direct and packet mode supported
- Configurable packet handler and 64-Byte FIFO.
- NRZ, Manchester codec, Whitening codec, Forward Error Correction (FEC)

# **Descriptions**:

CMT2219B is an ultra-low power, high performance, OOK (G) FSK RF Receiver suitable for a variety of 140 to 1020 MHz wireless applications. It is part of the CMOSTEK NextGenRF™ RF product line. The product line contains the complete transmitters, receivers and transceivers. The high integration of CMT2219B simplifies the peripheral materials required in the system design. Up to -121 dBm sensitivity optimizes the performance of the application. It supports a variety of packet formats and codec methodsto meet the needs of various different applications.In addition, CMT2219B supports64-byte Rx FIFO, GPIO and interrupt configuration, Duty-Cycle operation mode, channel sensing, high-precision RSSI, low-voltage detection, power-on reset, low frequency clock output, manual fast frequency hopping, squelch and etc. The features make the application design more flexible and differentiated. CMT2219B operates from 1.8 V to 3.6 V. Only 8.5 mA current is consumed when the sensitivity is -121 dBm, SuperLow Power mode can further reduce the chip power consumption.


# Applications:

- Automatic meter reading
- Home security and building automation
- ISM band data communication
- Industrial monitoring and control
- Remote control and security system
- Remote key entry
- Wireless sensor node
- Tag reader

# **Ordering information**

| Model                | Frequency      | Package     | MOQ       |
|----------------------|----------------|-------------|-----------|
| CMT2219B-EQR         | 433.92 MHz     | QFN16       | 3,000 pcs |
| For more information | tion, see Page | 33 Table 20 |           |





# **Table of contents**

| 1.2 Absolute Maximum Rating 1.3 Power Consumption 1.4 Receiver 1.5 Settle Time 1.6 Frequency Synthesizer 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver. 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping. 5. Chip Operation 5.1 SPI Interface 5.2 FIFO Associated Interrupt. 5.3 Operation State 5.3 Operation State 5.4 GPIO and Interrupt   | 1. | Elec       | trical Characteristics                          | 4  |
|---|----|------------|---|----|
| 1.3 Power Consumption  1.4 Receiver  1.5 Settle Time  1.6 Frequency Synthesizer  1.7 Crystal Oscillator  1.8 Low Frequency Oscillator  1.9 Low Battery Detection  1.10 Digital Interface  1.11 Figures of Critical Parameters  1.11.1 Rx Current VS. Supply Voltage  1.11.2 Rx Current VS. Voltage Temperature  1.11.3 Sensitivity VS. Voltage  1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions  3. Typical Application Schematic  4.1 Receiver  4.2 Auxiliary Blocks  4.2.1 Power-On Reset (POR)  4.2.2 Crystal Oscillator  4.2.3 Sleep Timer  4.2.4 Low Battery Detection  4.2.5 Received Signal Strength Indicator (RSSI)  4.2.6 Phase Jump Detector (PJD)  4.2.7 Automatic Frequency Control (AFC)  4.2.8 Clock Data Recovery (CDR)  4.2.9 Fast Frequency Hopping  5. Chip Operation  5. SPI Interface  5. FIFO  5. Serion State, Timing and Power Consumption  5. Sartup Timing  5. GPIO and Interrupt   |    | 1.1        | Recommended Operation Condition                 | 4  |
| 1.4 Receiver 1.5 Settle Time 1.6 Frequency Synthesizer 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt. |    | 1.2        | Absolute Maximum Rating                         | 4  |
| 1.5 Settle Time 1.6 Frequency Synthesizer 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters. 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Secoidated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt.             |    | 1.3        | Power Consumption                               | 5  |
| 1.6 Frequency Synthesizer 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer. 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping. 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State. 5.4 GPIO and Interrupt.                           |    | 1.4        | Receiver  | 5  |
| 1.6 Frequency Synthesizer 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer. 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping. 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State. 5.4 GPIO and Interrupt.                           |    | 1.5        | Settle Time                                     | 7  |
| 1.7 Crystal Oscillator 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11.1 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.2.1 FIFO Read Operation 5.2.2 FIFO. 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    |            |   |    |
| 1.8 Low Frequency Oscillator 1.9 Low Battery Detection 1.10 Digital Interface 1.11 Figures of Critical Parameters 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    |            |   |    |
| 1.9 Low Battery Detection  1.10 Digital Interface  1.11 Figures of Critical Parameters  1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature 2. Pin Descriptions  3. Typical Application Schematic 4. Function Descriptions  4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation  5.1 SPI Interface 5.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    |            |   |    |
| 1.10 Digital Interface  1.11 Figures of Critical Parameters  1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions  3. Typical Application Schematic  4. Function Descriptions  4.1 Receiver  4.2 Auxiliary Blocks  4.2.1 Power-On Reset (POR)  4.2.2 Crystal Oscillator  4.2.3 Sleep Timer  4.2.4 Low Battery Detection  4.2.5 Received Signal Strength Indicator (RSSI)  4.2.6 Phase Jump Detector (PJD)  4.2.7 Automatic Frequency Control (AFC)  4.2.8 Clock Data Recovery (CDR)  4.2.9 Fast Frequency Hopping.  5. Chip Operation.  5.1 SPI Interface  5.2 FIFO  5.2.1 FIFO Read Operation  5.2.2 FIFO Associated Interrupt  5.3 Operation State, Timing and Power Consumption  5.3.1 Startup Timing  5.3.2 Operation State.  5.4 GPIO and Interrupt.  |    |            |   |    |
| 1.11 Figures of Critical Parameters  1.11.1 Rx Current VS. Supply Voltage  1.11.2 Rx Current VS. Voltage Temperature  1.11.3 Sensitivity VS. Voltage  1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions  3. Typical Application Schematic  4. Function Descriptions  4.1 Receiver  4.2 Auxiliary Blocks  4.2.1 Power-On Reset (POR)  4.2.2 Crystal Oscillator  4.2.3 Seep Timer  4.2.4 Low Battery Detection  4.2.5 Received Signal Strength Indicator (RSSI)  4.2.6 Phase Jump Detector (PJD)  4.2.7 Automatic Frequency Control (AFC)  4.2.8 Clock Data Recovery (CDR)  4.2.9 Fast Frequency Hopping  5. Chip Operation  5.1 SPI Interface  5.2 FIFO  5.2.1 FIFO Read Operation  5.3.2 Operation State, Timing and Power Consumption  5.3.1 Startup Timing  5.3.2 Operation State.  5.4 GPIO and Interrupt.   |    |            |   |    |
| 1.11.1 Rx Current VS. Supply Voltage 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt   |    |            |   |    |
| 1.11.2 Rx Current VS. Voltage Temperature 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions  3. Typical Application Schematic  4. Function Descriptions  4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping  5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    | 1.11       |   |    |
| 1.11.3 Sensitivity VS. Voltage 1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    |            |   |    |
| 1.11.4 Sensitivity VS. Temperature  2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions. 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer. 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation. 5.1 SPI Interface 5.2 FIFO. 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State. 5.4 GPIO and Interrupt.   |    |            |   |    |
| 2. Pin Descriptions 3. Typical Application Schematic 4. Function Descriptions 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR) 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt.  |    |            | ·   |    |
| 3. Typical Application Schematic  4. Function Descriptions  4.1 Receiver  4.2 Auxiliary Blocks  4.2.1 Power-On Reset (POR)  4.2.2 Crystal Oscillator  4.2.3 Sleep Timer  4.2.4 Low Battery Detection  4.2.5 Received Signal Strength Indicator (RSSI)  4.2.6 Phase Jump Detector (PJD)  4.2.7 Automatic Frequency Control (AFC)  4.2.8 Clock Data Recovery (CDR)  4.2.9 Fast Frequency Hopping  5. Chip Operation  5.1 SPI Interface  5.2 FIFO  5.2.1 FIFO Read Operation  5.2.2 FIFO Associated Interrupt  5.3 Operation State, Timing and Power Consumption  5.3.1 Startup Timing  5.3.2 Operation State  5.4 GPIO and Interrupt  | _  | D: 1       |   |    |
| 4.1 Receiver  4.2 Auxiliary Blocks  4.2.1 Power-On Reset (POR)  4.2.2 Crystal Oscillator  4.2.3 Sleep Timer  4.2.4 Low Battery Detection  4.2.5 Received Signal Strength Indicator (RSSI)  4.2.6 Phase Jump Detector (PJD)  4.2.7 Automatic Frequency Control (AFC)  4.2.8 Clock Data Recovery (CDR)  4.2.9 Fast Frequency Hopping  5. Chip Operation  5.1 SPI Interface  5.2 FIFO  5.2.1 FIFO Read Operation  5.2.2 FIFO Associated Interrupt  5.3 Operation State, Timing and Power Consumption  5.3.1 Startup Timing  5.3.2 Operation State  5.4 GPIO and Interrupt  |    |            |   |    |
| 4.1 Receiver 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR)  |    |            |   |    |
| 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR)   | 4. | Fune       | ction Descriptions                              | 16 |
| 4.2 Auxiliary Blocks 4.2.1 Power-On Reset (POR)   |    | <b>4</b> 1 | Receiver  | 16 |
| 4.2.1 Power-On Reset (POR)  |    |            |   |    |
| 4.2.2 Crystal Oscillator 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping 5. Chip Operation 5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    | ¬.∠        | ·   |    |
| 4.2.3 Sleep Timer 4.2.4 Low Battery Detection 4.2.5 Received Signal Strength Indicator (RSSI) 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping  5.1 SPI Interface 5.2 FIFO 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing 5.3.2 Operation State 5.4 GPIO and Interrupt  |    |            |   |    |
| 4.2.4 Low Battery Detection   |    |            |   |    |
| 4.2.6 Phase Jump Detector (PJD) 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation.  5.1 SPI Interface 5.2 FIFO. 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt.  5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing. 5.3.2 Operation State. 5.4 GPIO and Interrupt.   |    |            | 4.2.4 Low Battery Detection                     |    |
| 4.2.7 Automatic Frequency Control (AFC) 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation.  5.1 SPI Interface 5.2 FIFO. 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing. 5.3.2 Operation State. 5.4 GPIO and Interrupt.   |    |            | 4.2.5 Received Signal Strength Indicator (RSSI) | 18 |
| 4.2.8 Clock Data Recovery (CDR) 4.2.9 Fast Frequency Hopping.  5. Chip Operation.  5.1 SPI Interface 5.2 FIFO. 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing. 5.3.2 Operation State. 5.4 GPIO and Interrupt.   |    |            | 4.2.6 Phase Jump Detector (PJD)                 | 19 |
| 4.2.9 Fast Frequency Hopping  |    |            | 4.2.7 Automatic Frequency Control (AFC)         |    |
| 5.1 SPI Interface 5.2 FIFO  |    |            | 4.2.8 Clock Data Recovery (CDR)                 |    |
| 5.1 SPI Interface 5.2 FIFO. 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing. 5.3.2 Operation State 5.4 GPIO and Interrupt.   |    |            | 4.2.9 Fast Frequency Hopping                    | 20 |
| 5.2 FIFO  | 5. | Chip       | Operation                                       | 21 |
| 5.2 FIFO  |    | 5.1        | SPI Interface                                   | 21 |
| 5.2.1 FIFO Read Operation 5.2.2 FIFO Associated Interrupt 5.3 Operation State, Timing and Power Consumption 5.3.1 Startup Timing  |    |            |   |    |
| 5.2.2 FIFO Associated Interrupt  5.3 Operation State, Timing and Power Consumption  5.3.1 Startup Timing  5.3.2 Operation State  5.4 GPIO and Interrupt   |    | J          |   |    |
| 5.3 Operation State, Timing and Power Consumption  5.3.1 Startup Timing   |    |            |   |    |
| 5.3.1 Startup Timing  |    | 5.3        | Operation State, Timing and Power Consumption   |    |
| 5.3.2 Operation State   |    | -          | 5.3.1 Startup Timing                            |    |
| 5.4 GPIO and Interrupt  |    |            | 5.3.2 Operation State                           |    |
| 6 Packet Handler  |    | 5.4        |   |    |
|   | 6  | Pacl       | ket Handler                                     | 27 |

|    | 6.1    | Direct Mode                                   | 27 |
|----|--------|---|----|
|    | 6.2    | Packet Mode                                   | 27 |
| 7. | Low    | Power Operation                               | 29 |
|    | 7.1    | Duty Cycle Operation Mode                     | 29 |
|    | 7.2    | Supper Low Power (SLP) Receive Mode           | 29 |
|    | 7.3    | Receiver "Power VS Performance" Configuration | 30 |
| 8. | Use    | r Register                                    | 31 |
| 9. | Orde   | ering Information                             | 33 |
| 10 | . Pacl | kaging Information                            | 34 |
| 11 | . Тор  | Marking                                       | 35 |
| 12 | . Doc  | ument Change List                             | 36 |
| 13 | . Con  | stact Information                             | 37 |

# 1. Electrical Characteristics

 $V_{DD}$ = 3.3 V,  $T_{OP}$ = 25 °C,  $F_{RF}$  = 433.92 MHz, the sensitivity is measured by receiving a PN9 coded data and matching the impedance to 50 $\Omega$ under the 0.1%BER standard.Unless otherwise stated, all results are tested on theCMT2219B-EM evaluation board.

# 1.1 Recommended OperationCondition

Table 1. Recommended operation condition

| Parameter             | Symbol          | Condition | Min. | Тур. | Max. | Unit         |
|-----------------------|-----------------|-----------|------|------|------|--------------|
| Power voltage         | $V_{DD}$        |           | 1.8  |      | 3.6  | V            |
| Operating temperature | T <sub>OP</sub> |           | -40  |      | 85   | $^{\circ}$ C |
| Power voltage slope   |                 |           | 1    |      |      | mV/us        |

# 1.2 Absolute Maximum Rating


Table 2. Absolute Maximum Ratings<sup>[1]</sup>

|                           |                  |                           | h.   |                      |                        |
|---------------------------|------------------|---------------------------|------|----------------------|------------------------|
| Parameter                 | Symbol           | Conditions                | Min  | Max                  | Unit                   |
| Supply Voltage            | $V_{DD}$         |                           | -0.3 | 3.6                  | ٧                      |
| Interface Voltage         | V <sub>IN</sub>  |                           | -0.3 | V <sub>DD</sub> +0.3 | ٧                      |
| Junction Temperature      | T <sub>J</sub>   |                           | -40  | 125                  | $^{\circ}\!\mathbb{C}$ |
| Storage Temperature       | T <sub>STG</sub> |                           | -50  | 150                  | $^{\circ}\!\mathbb{C}$ |
| Soldering Temperature     | T <sub>SDR</sub> | Lasts at least 30 seconds |      | 255                  | $^{\circ}\!\mathbb{C}$ |
| ESD Rating <sup>[2]</sup> |                  | Human Body Model (HBM)    | -2   | 2                    | kV                     |
| Latch-up Current          |                  | @ 85 °C                   | -100 | 100                  | mA                     |

#### Notes:

[1]. Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





**Caution!** ESD sensitive device. Precaution should be used when handling the device in order to prevent permanent damage.

# 1.3 Power Consumption

Table 3. Power consumption specification

| Parameter                 | Symbol               | Condition                                      | Min. | Тур. | Max. | Unit |
|---------------------------|----------------------|--|------|------|------|------|
| Oleana                    |                      | Sleep mode, sleep timeris off                  |      | 300  |      | nA   |
| Sleepcurrent              | ISLEEP               | Sleep mode, sleep timeris on                   |      | 800  |      | nA   |
| Standbycurrent            | I <sub>Standby</sub> | Crystal oscillatoris on                        |      | 1.45 |      | mA   |
|                           |                      | 433 MHz  |      | 5.7  |      | mA   |
| RFScurrent                | I <sub>RFS</sub>     | 868 MHz  |      | 5.8  |      | mA   |
|                           |                      | 915 MHz  |      | 5.8  |      | mA   |
|                           |                      | FSK, 433 MHz, 10 kbps,10 kHz F <sub>DEV</sub>  |      | 8.5  |      | mA   |
| RXcurrent(high powermode) | I <sub>Rx-HP</sub>   | FSK, 868 MHz, 10 kbps, 10 kHz F <sub>DEV</sub> |      | 8.6  |      | mA   |
|                           |                      | FSK, 915 MHz, 10 kbps,10 kHz F <sub>DEV</sub>  |      | 8.9  |      | mA   |
|                           |                      | FSK, 433 MHz, 10 kbps, 10 kHz F <sub>DEV</sub> |      | 7.2  |      | mA   |
| RXcurrent(low power mode) | I <sub>Rx-LP</sub>   | FSK, 868 MHz, 10 kbps, 10 kHz F <sub>DEV</sub> | ZK   | 7.3  |      | mA   |
|                           |                      | FSK, 915 MHz, 10 kbps, 10 kHz F <sub>DEV</sub> |      | 7.6  |      | mA   |

## 1.4 Receiver

Table 4. Receiver specification

| Parameter                | Symbol              | Condition   | Min. | Тур. | Max. | Unit |
|--------------------------|---------------------|---|------|------|------|------|
| Data rate                | DR                  | ООК   | 0.5  |      | 40   | kbps |
| Data rate                | DR                  | FSK and GFSK  | 0.5  |      | 300  | kbps |
| Deviation                | F <sub>DEV</sub>    | FSK and GFSK  | 2    |      | 200  | kHz  |
|                          |                     | DR = $2.0 \text{ kbps}$ , $F_{DEV} = 10 \text{ kHz}$        |      | -121 |      | dBm  |
|                          |                     | $DR = 10 \text{ kbps}, F_{DEV} = 10 \text{ kHz}$            |      | -116 |      | dBm  |
|                          |                     | DR = 10 kbps, $F_{DEV}$ = 10 kHz (Low power setting)        |      | -115 |      | dBm  |
|                          |                     | $DR = 20 \text{ kbps}, F_{DEV} = 20 \text{ kHz}$            |      | -113 |      | dBm  |
| Sensitivity @ 433 MHz    | S <sub>433-HP</sub> | DR = 20 kbps, F <sub>DEV</sub> = 20 kHz (Low power setting) |      | -112 |      | dBm  |
|                          |                     | $DR = 50 \text{ kbps}, F_{DEV} = 25 \text{ kHz}$            |      | -111 |      | dBm  |
|                          |                     | DR =100 kbps, $F_{DEV}$ = 50 kHz                            |      | -108 |      | dBm  |
|                          |                     | DR =200 kbps, F <sub>DEV</sub> = 100 kHz                    |      | -105 |      | dBm  |
|                          |                     | DR =300 kbps, $F_{DEV}$ = 100 kHz                           |      | 103  |      | dBm  |
|                          |                     | DR = $2.0 \text{ kbps}$ , $F_{DEV} = 10 \text{ kHz}$        |      | -119 |      | dBm  |
|                          |                     | DR = 10 kbps, $F_{DEV}$ = 10 kHz                            |      | -113 |      | dBm  |
|                          |                     | DR = 10 kbps, $F_{DEV}$ = 10 kHz (Low power setting)        |      | -111 |      | dBm  |
|                          |                     | DR = 20 kbps, $F_{DEV}$ = 20 kHz                            |      | -111 |      | dBm  |
| Sensitivity<br>@ 868 MHz | S <sub>868-HP</sub> | DR = 20 kbps, F <sub>DEV</sub> = 20 kHz (Low power setting) |      | -109 |      | dBm  |
|                          |                     | DR = 50 kbps, $F_{DEV}$ = 25 kHz                            |      | -108 |      | dBm  |
|                          |                     | DR =100 kbps, $F_{DEV}$ = 50 kHz                            |      | -105 |      | dBm  |
|                          |                     | DR =200 kbps, $F_{DEV}$ = 100 kHz                           |      | -102 |      | dBm  |
|                          |                     | DR =300 kbps, $F_{DEV}$ = 100 kHz                           |      | -99  |      | dBm  |
| Sensitivity              | S <sub>915-HP</sub> | DR = 2.0 kbps, F <sub>DEV</sub> = 10 kHz                    |      | -117 |      | dBm  |

| Parameter                                      | Symbol           | Condition   | Min. | Тур.     | Max. | Unit |
|--|------------------|---|------|----------|------|------|
| @ 915 MHz                                      |                  | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz   |      | -113     |      | dBm  |
|  |                  | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz (Low power mode)  |      | -111     |      | dBm  |
|  |                  | DR = 20 kbps, F <sub>DEV</sub> = 20 kHz   |      | -111     |      | dBm  |
|  |                  | DR = 20 kbps, F <sub>DEV</sub> = 20 kHz (Low power mode)  |      | -109     |      | dBm  |
|  |                  | DR = 50 kbps, F <sub>DEV</sub> = 25 kHz   |      | -109     |      | dBm  |
|  |                  | DR =100 kbps, F <sub>DEV</sub> = 50 kHz   |      | -105     |      | dBm  |
|  |                  | DR =200 kbps, F <sub>DEV</sub> = 100 kHz  |      | -102     |      | dBm  |
|  |                  | DR =300 kbps, F <sub>DEV</sub> = 100 kHz  |      | 99       |      | dBm  |
| Saturation Input Signal Level                  | P <sub>LVL</sub> |   |      | <b>\</b> | 20   | dBm  |
|  |                  | F <sub>RF</sub> =433 MHz  |      | 35       |      | dBc  |
| Image Rejection Ratio                          | IMR              | F <sub>RF</sub> =868 MHz  |      | 33       |      | dBc  |
|  |                  | F <sub>RF</sub> =915 MHz  |      | 33       |      | dBc  |
| RX Channel<br>Bandwidth                        | BW               | RX channel bandwidth  | 50   |          | 500  | kHz  |
| Co-channel Rejection<br>Ratio                  | CCR              | DR = 10 kbps, $F_{DEV}$ = 10 kHz; Interference with the same modulation   |      | -7       |      | dBc  |
| Adjacent Channel<br>Rejection Ratio            | ACR-I            | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; BW=100kHz, 200 kHzChannel spacing, interference with the same modulation |      | 30       |      | dBc  |
| AlternateChannel<br>Rejection Ratio            | ACR-II           | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; BW=100kHz, 400 kHzChannel spacing, interference with the same modulation |      | 45       |      | dBc  |
|  |                  | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; ±1 MHzDeviation, continuous wave interference                            |      | 70       |      | dBc  |
| Blocking Rejection<br>Ratio                    | ВІ               | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; ± 2 MHzDeviation, continuous wave interference                           |      | 72       |      | dBc  |
|  |                  | DR = 10 kbps, F <sub>DEV</sub> = 10 kHz; ±10 MHzDeviation, continuous wave interference                           |      | 75       |      | dBc  |
| Input 3 <sup>rd</sup> Order<br>Intercept Point | IIP3             | DR = 10 kbps, $F_{DEV}$ = 10 kHz; 1 MHz and 2 MHz Deviation dual tone test, maximum system gain setting.          |      | -25      |      | dBm  |
| RSSIRange                                      | RSSI             |   | -120 |          | 20   | dBm  |
|  | 10               | 433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 5 kHz  |      | -122.9   |      | dBm  |
|  |                  | 433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 10 kHz   |      | -121.8   |      | dBm  |
|  |                  | 433.92 MHz, DR = 1.2kbps, F <sub>DEV</sub> = 20 kHz   |      | -119.5   |      | dBm  |
|  |                  | 433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 5 kHz  |      | -120.6   |      | dBm  |
|  |                  | 433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 10 kHz   |      | -120.3   |      | dBm  |
|  |                  | 433.92 MHz, DR = 2.4kbps, F <sub>DEV</sub> = 20 kHz   |      | -119.7   |      | dBm  |
| More Sensitivity                               |                  | 433.92 MHz, DR = 9.6 kbps, F <sub>DEV</sub> = 9.6 kHz   |      | -116.0   |      | dBm  |
| (Typical Configuration)                        |                  | 433.92 MHz, DR = 9.6 kbps, FDEV = 19.2 kHz  |      | -116.1   |      | dBm  |
|  |                  | 433.92 MHz, DR = 20 kbps, FDEV = 10 kHz   |      | -114.2   |      | dBm  |
|  |                  | 433.92 MHz, DR = 20 kbps, FDEV = 10 kHz   |      |          |      |      |
|  |                  | • •   |      | -113.0   |      | dBm  |
|  |                  | 433.92 MHz, DR = 50 kbps, FDEV = 25 kHz   |      | -110.6   |      | dBm  |
|  |                  | 433.92 MHz, DR = 50 kbps, FDEV = 50 kHz   |      | -109.0   |      | dBm  |
|  |                  | 433.92 MHz, DR = 100 kbps, FDEV = 50 kHz  |      | -107.8   |      | dBm  |

| Parameter | Symbol | Condition                                 | Min. | Тур.   | Max. | Unit |
|-----------|--------|---|------|--------|------|------|
|           |        | 433.92 MHz, DR = 200 kbps, FDEV = 50 kHz  |      | -103.5 |      | dBm  |
|           |        | 433.92 MHz, DR = 200 kbps, FDEV = 100 kHz |      | -104.3 |      | dBm  |
|           |        | 433.92 MHz, DR = 300 kbps, FDEV = 50 kHz  |      | -98.0  |      | dBm  |
|           |        | 433.92 MHz, DR = 300 kbps, FDEV = 150 kHz |      | -101.6 |      | dBm  |

# 1.5 SettleTime

Table 5. SettleTime

| Parameter                 | Symbol              | Condition                                     | Min.      | Тур.        | Max. | Unit |  |  |  |
|---------------------------|---------------------|---|-----------|-------------|------|------|--|--|--|
|                           | T <sub>SLP-RX</sub> | From Sleep to RX                              |           | 1000        | X    | us   |  |  |  |
| Settle time               | T <sub>STB-RX</sub> | From Standby to RX                            |           | 350         |      | us   |  |  |  |
|                           | T <sub>RFS-RX</sub> | From RFS to RX                                |           | 20          |      | us   |  |  |  |
| Note:                     |                     |   |           |             |      |      |  |  |  |
| [1] Tour pyis dominated b | v the crystal       | oscillator startup time, which depends on its | own chara | ecteristics |      |      |  |  |  |

# 1.6 Frequency Synthesizer

**Table 6. Frequency Synthesizer Specifications** 

| Parameter               | Symbol            | Condition                        | Min. | Тур. | Max. | Unit   |
|-------------------------|-------------------|----------------------------------|------|------|------|--------|
|                         |                   |                                  | 760  |      | 1020 | MHz    |
| _                       |                   |                                  | 380  |      | 510  | MHz    |
| Frequency range         | F <sub>RF</sub>   | Need different matching networks | 190  |      | 340  | MHz    |
|                         |                   |                                  | 127  |      | 170  | MHz    |
| Frequency resolution    | F <sub>RES</sub>  |                                  |      | 25   |      | Hz     |
| Frequency tuning time   | t <sub>TUNE</sub> |                                  |      | 150  |      | us     |
|                         |                   | 10 kHz frequency deviation       |      | -94  |      | dBc/Hz |
| Disease (2.400          | PN <sub>433</sub> | 100 kHz frequency deviation      |      | -99  |      | dBc/Hz |
| Phase noise@ 433<br>MHz |                   | 500 kHz frequency deviation      |      | -118 |      | dBc/Hz |
| IVITIZ                  |                   | 1MHz frequency deviation         |      | -127 |      | dBc/Hz |
|                         |                   | 10 MHz frequency deviation       |      | -134 |      | dBc/Hz |
|                         |                   | 10 kHz frequency deviation       |      | -92  |      | dBc/Hz |
| DI : 0 000              |                   | 100 kHz frequency deviation      |      | 95   |      | dBc/Hz |
| Phase noise@ 868        | PN <sub>868</sub> | 500 kHz frequency deviation      |      | -114 |      | dBc/Hz |
| MHz                     |                   | 1MHz frequency deviation         |      | -121 |      | dBc/Hz |
|                         |                   | 10 MHz frequency deviation       |      | -130 |      | dBc/Hz |
|                         |                   | 10 kHz frequency deviation       |      | -89  |      | dBc/Hz |
| Phase noise@ 915        |                   | 100 kHz frequency deviation      |      | -92  |      | dBc/Hz |
|                         | PN <sub>915</sub> | 500 kHz frequency deviation      |      | -111 |      | dBc/Hz |
| MHz                     |                   | 1MHz frequency deviation         |      | -121 |      | dBc/Hz |
|                         |                   | 10 MHz frequency deviation       |      | -130 |      | dBc/Hz |

## 1.7 Crystal Oscillator

**Table 7. Crystal Oscillator Specifications** 

| Parameter                          | Symbol            | Condition | Min. | Тур. | Max. | Unit |
|------------------------------------|-------------------|-----------|------|------|------|------|
| Crystal frequency <sup>[1]</sup>   | F <sub>XTAL</sub> |           |      | 26   |      | MHz  |
| Frequency tolerance <sup>[2]</sup> | ppm               |           |      | 20   |      | ppm  |
| Load capacitance                   | C <sub>LOAD</sub> |           |      | 15   |      | pF   |
| Equivalent resistance              | Rm                |           |      | 60   |      | Ω    |
| Start-up time <sup>[3]</sup>       | t <sub>XTAL</sub> |           |      | 400  |      | us   |

#### Remarks:

- [1]. CMT2219B can use the external reference clock to drive the XIN pin through the coupling capacitor. The peak value of the external clock signal is between 0.3V and 0.7V.
- [2]. The value includes (1) initial error; (2) crystal load; (3) aging; and (4) change with temperature. The acceptable crystal frequency tolerance is limited by the receiver bandwidth and the RF frequency offset between the transmitter and the receiver.
- [3]. The parameter is largely related to the crystal.

## 1.8 Low Frequency Oscillator

**Table 8. Low Frequency Oscillator Specifications** 

| Parameter                      | Symbol                 | Condition         | Min. | Тур.  | Max. | Unit |
|--------------------------------|------------------------|-------------------|------|-------|------|------|
| Calibration frequency [1]      | F <sub>LPOSC</sub>     |                   |      | 32    |      | kHz  |
| Frequency accuracy             |                        | After calibration |      | ±1    |      | %    |
| Temperature coefficient [2]    |                        |                   |      | -0.02 |      | %/°C |
| Supply voltage coefficient [3] |                        |                   |      | +0.5  |      | %/V  |
| Initial calibration time       | t <sub>LPOSC-CAL</sub> |                   |      | 4     |      | ms   |

#### Remarks:

- [1]. The low frequency oscillator is automatically calibrated to the crystal oscillator frequency at the PUP stage and periodically calibrated at this stage.
- [2]. After calibration, the frequency changes with temperature.
- [3]. After calibration, the frequency changes with the change of the supply voltage.

# 1.9 Low BatteryDetection

Table 9. Low Battery detection specifications

| Parameter          | Symbol             | Condition | Min. | Тур. | Max. | Unit |
|--------------------|--------------------|-----------|------|------|------|------|
| Detection accuracy | LBD <sub>RES</sub> |           |      | 50   |      | mV   |

# 1.10 Digital Interface

Table 10. Digital interface specifications


| Parameter                 | Symbol          | Condition                 | Min.    | Тур. | Max. | Unit     |
|---------------------------|-----------------|---------------------------|---------|------|------|----------|
| Digital input high level  | V <sub>IH</sub> |                           | 0.8     |      |      | $V_{DD}$ |
| Digital input low level   | V <sub>IL</sub> |                           |         |      | 0.2  | $V_{DD}$ |
| Digital output high level | V <sub>OH</sub> | @I <sub>OH</sub> = -0.5mA | Vdd-0.4 |      |      | V        |
| Digital output low level  | V <sub>OL</sub> | @I <sub>OL</sub> = 0.5mA  |         |      | 0.4  | V        |

| Parameter      | Symbol           | Condition | Min. | Тур. | Max. | Unit |
|----------------|------------------|-----------|------|------|------|------|
| SCLKFrequency  | F <sub>SCL</sub> |           |      |      | 5    | MHz  |
| SCLK high time | T <sub>CH</sub>  |           | 50   |      |      | ns   |
| SCLK low time  | T <sub>CL</sub>  |           | 50   |      |      | ns   |
| SCLKrise time  | T <sub>CR</sub>  |           | 50   |      |      | ns   |
| SCLKfall time  | T <sub>CF</sub>  |           | 50   |      |      | ns   |




# 1.11 Figures of Critical Parameters

## 1.11.1 Rx Current VS. Supply Voltage




Testing Condition: Freq = 434MHz / 868MHz, Fdev = 10KHz, BR = 10Kbps

## 1.11.2 Rx Current VS. Voltage Temperature




Test Condition: Freq = 434MHz,Fdev = 10KHz, BR = 10Kbps




Test Condition: Freq = 868MHz, Fdev = 10KHz, BR = 10Kbps

## 1.11.3 Sensitivity VS. Voltage



Test Condition: FSK, DEV = 10KHz, BR = 10Kbps

# 1.11.4 Sensitivity VS. Temperature



Test Condition: FSK, DEV = 10KHz, BR = 10Kbps

# 2. Pin Descriptions





Figure 1. CMT2219B pin arrangements

Table 11. CMT2219B pin descriptions

| Pin No. | Name  | I/O | Internal IO Schematic  | Descriptions                         |
|---------|-------|-----|--|--------------------------------------|
| 1       | RFIP  | I   |  | RF signal input P                    |
| 2       | RFIN  | I   |  | RF signal input N                    |
| 3       | PA    | 0   |  | NA                                   |
| 4       | AVDD  | Ю   |  | Analog VDD                           |
| 5       | AGND  | Ю   |  | Analog GND                           |
| 6       | DGND  | Ю   |  | Digital GND                          |
| 7       | DVDD  | Ю   |  | Digital VDD                          |
| 8[1]    | GPIO3 | 10  | pd_dout default value is "0"  pd_dout default value is "0"  pd_din | Configured as CLKO, DOUT, INT2, DCLK |
| 9       | SCLK  | I   | SCLK Buffer din  | SPI clock                            |



#### Note:

[1]. INT1 and INT2 are interrupts. DOUT is demodulated output. DCLK is a demodulation data rate synchronization clock

# 3. Typical Application Schematic




Figure 2. Application schematic diagram

**Table 12. Application BOM** 

|     |                                    |         | Value   |         |      |              |
|-----|------------------------------------|---------|---------|---------|------|--------------|
| No. | Descriptions                       | 433 MHz | 868 MHz | 915 MHz | Unit | Supplier     |
| C1  | ±5%, 0603 NP0, 50 V                | 4.7     | 2.2     | 2.2     | pF   |              |
| C2  | ±5%, 0603 NP0, 50 V                | 4.7     | 2.2     | 2.2     | pF   |              |
| C3  | ±5%, 0603 NP0, 50 V                | 4.7     | 2.2     | 2.2     | pF   |              |
| C4  | ±5%, 0603 NP0, 50 V                |         | 24      |         | pF   |              |
| C5  | ±5%, 0603 NP0, 50 V                |         | 24      |         | pF   |              |
| C6  | ±5%, 0603 NP0, 50 V                |         | 470     |         | pF   |              |
| C7  | ±5%, 0603 NP0, 50 V                |         | 0.1     |         | uF   |              |
| L0  | ±5%, 0603 Multilayer chip inductor | 68      | 12      | 12      | nH   | Sunlord SDCL |
| L1  | ±5%, 0603 Multilayer chip inductor | 27      | 15      | 12      | nH   | Sunlord SDCL |
| L2  | ±5%, 0603 Multilayer chip inductor | 27      | 15      | 12      | nH   | Sunlord SDCL |
| L3  | ±5%, 0603 Multilayer chip inductor | 27      | 15      | 12      | nH   | Sunlord SDCL |
| Y1  | ±10 ppm, SMD32*25 mm               |         | 26      |         | MHz  | EPSON        |
| U1  | CMT2219B,Sub-1GHz RF Receiver      |         |         |         | -    | CMOSTEK      |

# 4. Function Descriptions

CMT2219B is an ultra-low power, high performancereceiver chip. It supports OOK, (G) FSK and (G) MSK.It is suitable for applications in the range from 140 to 1020MHz. The product belongs to CMOSTEK NextGenRFTM series. The series includes transmitters, receivers and transceivers and other complete product lines. CMT2219B block diagrams as shown in the following figure.




Figure 3. Functional Block Diagram

In the receiver part, the chip uses LNA+MIXER+IFFILTER+LIMITTER+PLL low-IF architecture to achieve the Sub-GHz wireless reception function.

In the receiver system, the analog circuit mixes the RF signal to IF and converts the signal from analog to digital through the Limiter module, then outputs I/Q two single bit signals to the digital circuit for (G) FSK demodulation. At the same time, SARADC will convert the real-time RSSI signal to 8-bit digital signal, and sent them to the digital part for OOK demodulation and other processing. The digital circuit is responsible for mixing the intermediate frequency to zero frequency (Baseband) and performing a series of filtering and decision processing, while AFC and AGC control the analog circuit dynamically, finally the 1-bit original signal is demodulated. After demodulation, the signal will be sent to the decoder to decode and fill in the FIFO, or output to the PAD directly.

The chip provides the SPI communication port. The external MCU can configure the various functions by accessing to the register, control the main state machine, and access to the FIFO.

### 4.1 Receiver

CMT2219B has a built-in ultra-low power, high performance low-IF OOK, FSK receiver. The RF signal induced by the antennais amplified by a low noise amplifier, and is converted to an intermediate frequency by an orthogonal mixer. The signal is filtered by the image rejection filter, and is amplified by the limiting amplifier and then sent to the digital domain for digital demodulation. During power on reset (POR) each analog block is calibrated to the internal reference voltage. This allows the chip to remain its best performance at different temperatures and voltages. Baseband filtering and demodulation isdone by the digital demodulator. The AGC loop adjust the system gain by the broadband power detector and attenuation network nearby LNA, so as to obtain the best system linearity, selectivity, sensitivity and other performance.

LeveragingCMOSTEK's low power design technology, the receiver consumes only a very low power when it is turned on. The periodic operation mode and wake up function can further reduce the average power consumption of the system in the application with strict requirements of power consumption.

The CMT2219B receiver can operate in direct mode and packet mode. In the direct mode, the demodulator output data can be directly output through the DOUT pin of the chip. DOUT can be assigned to GPIO1/2/3. In the packet mode, the demodulator data output is sent to the data packet handler, get decodedand is filled in the FIFO. MCU can read the FIFO by the SPI interface.

## 4.2 Auxiliary Blocks

#### 4.2.1 Power-On Reset (POR)

The Power-On Reset circuit detect the change of the VDD power supply, and generate the reset signal for the entire CMT2219B system. After the POR, the MCU must go through the initialization process and re-configure the CMT2219B. There are two circumstances those will lead to the generation of POR.

The first case is a very short and sudden decrease of VDD. The POR triggering condition is, VDD dramatically decreases by 0.9V +/- 20% (e.g. 0.72V – 1.08V) within less than 2 us. To be noticed, it detects a decreasing amplitude of the VDD, not the absolute value of VDD.




Figure 4. Sudden Decrease of VDD lead to Generation of POR

The second case is, a slow decrease of the VDD. The POR triggering condition is, VDD decreases to 1.45V + /- 20% (e.g. 1.16V - 1.74V) within a time more than or equal to 2 us. To be noticed, it detects an absolute value of VDD, not a decreasing amplitude.




Figure 5. Slow Decrease of VDD lead to Generation of POR

#### 4.2.2 Crystal Oscillator

The crystal oscillator provides a reference clock for the phase locked loop as well as a system clock for the digital circuits. The value of load capacitance depends on the crystal specified CL parameters. The total load capacitance between XI and XO should be equal to CL, in order to make the crystal accurately oscillate at 26 MHz.

$$C_L = \frac{1}{1/C15 + 1/C16} + C_{par} + 2.5pF$$

C15 and C16 are the load capacitancesat both ends of the crystal. Cpar is the parasitic capacitance on the PCB. Each crystal pin has 5pF internal parasitic capacitance, together is equivalent to 2.5pF. The equivalent series resistance of the crystal must be within the specifications so that the crystal can have a reliable vibration. Also, an external signal source can be connected to the XI pin to replace the conventional crystal. The recommended peak value of this clock signal is from 300mV to 700mV. The clock is coupled to XI pin via a blocking capacitor.

#### 4.2.3 Sleep Timer

The CMT2219B integrates a sleep timer driven by 32 kHz low power oscillator (LPOSC). When this function is enabled, the timer wakes the chip from sleep periodically. When the chip operates in a duty cycle mode, the sleep time can be configured from 0.03125 ms to 41922560 ms. Due to the low power oscillator frequency will change with the temperature and voltage drift, it will be automatically calibrated during power on and will be periodically calibrated since then. These calibrations will keep the frequency tolerance of the oscillator within + 1%.

#### 4.2.4 Low Battery Detection

The chip sets up low voltage detection. When the chip is tuned to a certain frequency, the test is performed once. Frequency tuning occurs when the chip jumps from the SLEEP/STBY state to the RFS/RX state. The result can be read by the LBD\_VALUE register.

## 4.2.5 Received Signal Strength Indicator(RSSI)

RSSI is used to evaluate the signal strengthinside the channel. The cascaded I/Q logarithmic amplifier amplifies the signal before it is sent to the demodulator. The logarithmic amplifier of I channels and Q channel contains the received signal indicator, in which the DC voltage is generated is proportional to the input signal strength. The output of RSSI is the sum of thevalues of the two channels' signals. The output has 80dB dynamic range above the sensitivity. After the RSSI output is sampled by the ADC and filtered by a SAR FILTER and a RSSI AVG FILTER. The order of the average filter can be set by RSSI\_AVG\_MODE<2:0>. The code value is translated into dBm value after filtering. Users can read the register RSSI\_CODE<7:0> to obtain the RSSI code value, or RSSI\_DBM<7:0> to obtain the dBm value. By setting the register RSSI\_DET\_SEL<1:0> Users can determine whether the RSSI is output to the MCU in real time, or latched at the instance when the preamble, sync, or the whole packet is received.

Also, CMT2219B allows the user to setup a threshold by RSSI\_TRIG\_TH<7:0> to compare with the real-time RSSI value. If the RSSI is larger than the threshold it outputs logic 1, otherwise outputs logic 0. The output can be used as a source of the RSSI VLD interrupt, ofthe receive time extending condition in the super low power (SLP) mode.




Figure 6. RSSI detection and comparison circuit

CMT2219B has done a certain degree of calibration before delivery. In order to obtain more accurate RSSI measurement results, the user needs to recalibrate the RSSI circuit in their dedicated applications. For further information, please refer to the "AN166-CMT2219BW RSSI Usage Guideline".

#### 4.2.6 Phase Jump Detector (PJD)

PJD is Phase Jump Detector. When the chip is in FSK demodulation, it can automatically observe the phase jump characteristics of the received signal to determine whether it is awanted signal or an unwanted noise.



Figure 7. Received signal jump diagram

The PJD mechanism defines that the input signal switching from 0 to 1 or from 1 to 0 is a phase jump. Users can configure the PJD\_WIN\_SEL<1:0> to determine the number of detected jumps for the PJD to identify a wanted signal. As shown in the above figure, in total 8 symbols are received. But the phase jump only appeared 6 times. Therefore, the number of jumpsis not equal to the number of symbols. Only when a preamble is received they are equal. In general, the more jumps are used to identify the signal, the more reliable they result is; the less jumps are used, the faster the result is obtained. If the RX time is set to a relatively short period, it is necessary to reduce the number of jumps to meet the timing requirements. Normally, 4 jumps allow pretty reliable result, e.g. the chip will not mistakenly treat an incoming noise as a wanted signal, and vice versa will not treat a wanted signal as noise.

Detecting the phase jump of a signal, is identical to detect whether the signal has the expecteddata rate. In fact, at the same time, the PJD will also detect the FSK deviation and see if it is legal, as well as to see if the SNR is over 7 dB. With these three parameters the PJD is able to make a very reliable judgement. If the signal is wanted it outputs logic 1, otherwise outputs logic 0. The output can be used as a source of the RSSI VLD interrupt, or the receive time extending condition in the super low power (SLP) mode. In direct data mode, by setting the DOUT\_MUTE register bit to 1, the PJD can mute the FSK demodulated data output while there is not wanted signal received.

The PJD technique is similar to the traditional carrier sense technique, but more reliable. While users combine the RSSI detection and PJD technique, they can precisely identify the status of the current channel.

#### 4.2.7 Automatic Frequency Control (AFC)

The AFC mechanism allows the receiver to minimize the frequency error between the TX and RX in a very short time once a wanted signal comes in. This helps the receiver to maintain its highest sensitivity performance. CMT2219B has the most advanced AFC technology. Compare with the other competitors, within the same bandwidth, CMT2219B can identify larger frequency error, and remove the error in a much shorter time (8-10 symbols).

Normally the frequency error between the TX and RX is caused by the crystal oscillators used in both sides. CMT2219B allows the user to fill in the value of crystal tolerance (in PPM) on RFPDK. Based on the crystal tolerance, the RFPDK will calculate the AFC range whileminimizing the receiver bandwidth (to maintain the best performance). Due to the excellent performance of the AFC, it provides a good solution to the crystal aging problem which would lead to more frequency error as time goes by. Therefore, compare to other similar receiver chips, CMT2219B can solve more severe crystal aging problem and effectively extend the life time of the product. Please refer to "AN196-CMT2300A-CMT2219B-CMT2218B The Advantages of the Receiver AFC." for more details.

#### 4.2.8 Clock Data Recovery (CDR)

The basic task of a CDR system is to recover the clock signal that is synchronized with the symbol rate, while receiving the data. Not only for decoding inside the chip, but also for outputting the synchronized clock to GPIO for users to sample the data. So CDR's task is simple and important. If the recovered clock frequency is in error with the actual symbol rate, it will cause data acquisition errors at the time of reception.

CMT2219BW has designed three types of CDR systems, as follows:

- 1. **COUNTING system**—The system is designed for the symbol rates to be more accurate. If the symbol rate is 100% aligned, the unlimited length of 0 can be received continuously without error.
- TRACING system –The system is designed to correct the symbol rate error. It has the tracking function. It can automatically
  detect the symbol rate transmitted by TX, and adjust quickly the local symbol rate of RX at the same time, so as to minimize
  the error between them. The system can withstand up to 15.6% or symbol rate error. Other similar products in the industry
  cannot reach this level.
- 3. **MANCHESTER system** –This system evolves from the COUNTING system. The basic feature is the same. The only difference is that the system is specially designed for Manchester codec. Special processing can be done when the TX symbol rate has unexpected changes.

#### 4.2.9 Fast Frequency Hopping

The mechanism of fast frequency hopping is, based on the frequency configured on the RFPDFK, for instance 433.92MHz, during applications the MCU can simply change 1 or 2 registers to quickly switch to another frequency channel. This simplify the way of change the RX frequency in multiple channels application.

FREQ = BASE FREQUENCY + 2.5 kHz 
$$\times$$
 FH\_OFFSET < 7:0 > × FH\_CHANNEL < 7:0 >

In general, the user can configure FH\_OFFSET<7:0>during the chip initialization process. And then in the application, the user can switch the channel by changing FH\_CHANNEL<7:0>.

When users need to use the fast frequency hopping, in some particular frequency points, one parameter of the AFC circuit must be re-configured. Please refer to "AN197-CMT2300A-CMT2119B-CMT2219B fast frequency hopping" and "CMT2300A-CMT2219B frequency hopping calculation tool" for more details.

# 5. Chip Operation

### 5.1 SPI Interface

The chip communicates with the outside through the 4-wire SPI interface. The CSB is the active-low chip select signal for accessing to the registers. The FCSB is the active-low select signal for accessing to the FIFO. They cannot be set to low at the same time. The SCLK is the serial clock. Its highest speed is 5MHz. The chip itself and the external MCU send the data at the falling edge of SCLK and capture the data at the rising edge of SCLK. The SDA is a bidirectional pin for input and output data. The address and data are transferred starting from the MSB.

When accessing to the registers, CSB is pulled low. A R/W bit is sent first, followed by a 7-bit register address. After the external MCU pulls down the CSB, it must wait for at least half a SCLK cycle, and then send the R/W bit. After the MCU sends out the last falling edge of SCLK, it must wait for at least half a SCLK cycle, and then pull the CSB high.

To be noticed, when reading a register, MCU and CMT2219B will have to switch the direction of their IO (SDIO) between the address bit 0 and the data bit 7. It is required that the MCU switches the IO to input mode before send out the falling edge of the SCLK; CMT2219B should switch the IO to output mode after it has seen the falling edge of the SCLK. This avoids data contention of the SDIO (both of the MCU and CMT2219B set the SDIO to output mode at the same time), which would cause unexpected electrical problem.




Figure 8. SPI read register timing




Figure 9. SPI write register timing

#### **5.2 FIFO**

The FIFO size can be set to 32-byte or 64-byte. It is used to store the received data. The FIFO can be accessed via the SPI interface. The user can clear FIFO by setting FIFO CLR RX to 1.

#### 5.2.1 FIFO Read Operation

When the MCU accesses to the FIFO, the user must first configure a few registers to set the FIFO mode. The detailsare introduced in the "AN167-CMT2219B FIFO and Data Packet Usage Guideline". Here is the read timing diagram. Note that there is a slight difference in the control of the FCSB for reading the FIFO and the control of the CSB for accessing the register. When the MCU starts to access to the FIFO, FCSB must be pulled down 1-clock cycle at first, and then send the rising edge of SCL. After the last falling edge of SCL is sent, the MCU must wait at least 2 us to pull up the FCSB. Between the adjacent readoperations, the FCSB must be pulled high for 4us at least.




Figure 10. SPI read FIFO timing

#### 5.2.2 FIFO Associated Interrupt

CMT2219B provides rich interrupt sources associated with the FIFO. The interrupt timing for the Rx FIFO is shown below:




Figure 11. CMT2219BRX FIFO interrupt timing diagram

## 5.3 Operation State, Timing and Power Consumption

### 5.3.1 Startup Timing

After the chip VDD is powered up, the chip usually needs to wait about 1ms, then POR will release. After the release of the POR, the crystal will start, the start time is 200 us - 1 ms, depending on the characteristics of the crystal itself. After starting, the user need to wait for the crystal settled, then the system starts working. The default setting is 2.48ms. This time can be modified by writing XTAL\_STB\_TIME <2:0> afterword (it has to be longer than the crystal inherent settling time). However, if the inherent settling time of the crystal is difficult to observed by the user, the default setting of 2.48 ms is recommended and is able to cover most of the crystals.

The chip remains in the IDLE status until the crystal is settled. After the crystal is settled, the chip will leave the IDLE state and begin to do the calibration of each module. After the calibration is completed, the chip will stay in the SLEEP and wait until the user to initialize the configuration. At any time, as long as the soft reset is performed, the chip will go back to the IDLE and be powered up again.




Figure 12. Power on sequence

When the calibration is completed, the chip enters the SLEEP mode. From this time, the MCU can switch the chip to different operating states by setting the register CHIP\_MODE\_SWT<7:0>.

#### 5.3.2 OperationState

CMT2219B has 5operationstates:IDLE, SLEEP, STBY, RFS and RX,as shown below.

| State | Binary code Switch command |          | Active Blocks                           | Optional Blocks    |
|-------|----------------------------|----------|---|--------------------|
| IDLE  | 0000                       | soft_rst | SPI, POR                                | None               |
| SLEEP | 0001                       | go_sleep | SPI, POR, FIFO                          | LFOSC, Sleep Timer |
| STBY  | 0010                       | go_stby  | SPI, POR, XTAL, FIFO                    | CLKO               |
| RFS   | 0011                       | go_rfs   | SPI, POR, XTAL, PLL, FIFO               | CLKO               |
| RX    | 0101                       | go_rx    | SPI, POR, XTAL, PLL, LNA+MIXER+IF, FIFO | CLKO, RX Timer     |

Table 13. CMT2219B state and module open table




Figure 13. State Switch Diagram

#### ■ SLEEP State

The chip power consumption is the lowest in SLEEP state, and almost all the modules are turned off. SPI is open, the registers of the configuration bank and control bank 1 will be saved, and the contents filled in the FIFO before will remain unchanged. However, the user cannot operate the FIFO and cannot change the contents of the register. If the user opens the wake-up function, the LFOSC and the sleep counter will turn on and start working. The time required to switch from IDLE to SLEEP is the power up time. Switch from other state to SLEEP will be completed immediately.

#### ■ STBY State

In STBY state, the crystal is turned on, the LDO of the digital circuit will also be turned on, the current will be slightly increased, and the FIFO can be operated. The user can choose whether to output CLKO (system clock) to PIN. Because the crystal and LDO is turned on, compared to the SLEEP, the time switching from the STBY to RX will be relatively short. Switching from SLEEP to STBY will be completed after the crystal is turned on and settled. Switching from other state to STBY will be completed immediately.

#### ■ RFS State

RFS is a transition state before switching to RX. Except that the receiver RF module is off, the other modules are turned on, and the current will be larger than STBY. Switching from STBY to RFS probably requires PLL calibration and stability time of 350us. Switching from SLEEP to RFS needs to add the crystal start-up and stability time. Switching from other state to RFS will be completed immediately.

#### ■ RX State

All modules on the receiver will be opened in RX state. Switching from RFS to RX requires only 20us. Switching from STBY to RX needs to add the PLL calibration and settled time of 350us. Switching from SLEEP to RX needs to add the crystal start-up and settled time.

### 5.4 GPIO and Interrupt

CMT2219B has 3 GPIO ports. Each GPIO can be configured as a different input or output. CMT2219B has 2 interrupt ports. They can be configured to different GPIO outputs.

Table 14. CMT2219B GPIO

| Pin No. | Name  | I/O | Function                            |
|---------|-------|-----|-------------------------------------|
| 16      | GPIO1 | Ю   | Configuredas:DOUT, INT1, INT2, DCLK |
| 15      | GPIO2 | Ю   | Configuredas:INT1, INT2, DOUT, DCLK |
| 8       | GPIO3 | Ю   | Configuredas:CLKO, DOUT, INT2, DCLK |

Interrupt mapping table is as below. INT1 and INT2 mapping is the same. Take INT1 as an example.

Table 15. CMT2219B interrupt mapping table

| Name          | INT1_SEL | Descriptions   | Clearing |
|---------------|----------|--|----------|
|               |          |  | methods  |
| RX_ACTIVE     | 00000    | Indicates the chip is entering RX and is already in RX. It is 1 in PLL   | Auto     |
|               |          | tuningand RX state, and it is 0 in the other states.                     |          |
| RSSI_VLD      | 00010    | Indicates whether the RSSI is active.                                    | Auto     |
| PREAM_OK      | 00011    | Indicates that the Preamble is received successfully.                    | by MCU   |
| SYNC_OK       | 00100    | Indicatesthat the Sync Wordis received successfully.                     | by MCU   |
| NODE_OK       | 00101    | Indicatesthat the Node ID is received successfully.                      | by MCU   |
| CRC_OK        | 00110    | Indicates that the CRC for the current packet is correct.                | by MCU   |
| PKT_OK        | 00111    | Indicates that a packet has been received.                               | by MCU   |
| SL_TMO        | 01000    | Indicates that the SLEEP counter timed out.                              | by MCU   |
| RX_TMO        | 01001    | Indicates that the RX counter timed out.                                 | by MCU   |
| RX_FIFO_NMTY  | 01011    | Indicates that the RX FIFO is not empty.                                 | Auto     |
| RX_FIFO_TH    | 01100    | Indicatesthe number of unread bytes of the RX FIFO is over FIFO TH       | Auto     |
| RX_FIFO_FULL  | 01101    | Indicates RX FIFO is full.   | Auto     |
| RX_FIFO_WBYTE | 01110    | Indicates each time a byte is written to the RX FIFO. Itis a pulse.      | Auto     |
| RX_FIFO_OVF   | 01111    | indicates RX FIFO is overflow  | Auto     |
| STATE_IS_STBY | 10011    | Indicates that the current state is STBY.                                | Auto     |
| STATE_IS_FS   | 10100    | Indicates that the current state is RFS.                                 | Auto     |
| STATE_IS_RX   | 10101    | Indicates that the current state is RX.                                  | Auto     |
| LBD           | 10111    | Indicates that low battery is detected (VDD is lower than TH)            | Auto     |
| PKT_DONE      | 11001    | Indicates that the current packet has been received, covering 4 possible | by MCU   |
|               |          | different situations.  |          |
|               |          | The packet is received completely and correctly.                         |          |
|               |          | Manchester decoding has error. Decoder is automatically reset.           |          |
|               |          | NODE ID receiving has error. Decoderis automatically reset.              |          |
|               |          | 4. Signal collision occurred.Decoder is not reset, waiting for MCU to    |          |
|               |          | response.  |          |

By default, Interrupt is active high (logic 1 is valid). Users can set the INT\_POLARregister bit to 1to make all interrupts active low (logic 0 is valid). Taking INT1 as an example, the control and sources selection of all the available interrupts is shown below. The control and mapping ofINT1 and INT2 are the same.




Figure 14. CMT2219B INT1 interrupt mapping diagram

# 6. Packet Handler

CMT2219B supports direct mode and packet mode:

- Direct Mode Only supports preamble and sync detection, FIFO does not work, demodulated data sent out from GPIO.
- Packet Mode Supports all packet formats, demodulated data is stored in FIFO, accessed by SPI.

#### 6.1 Direct Mode




Figure 15. Direct mode data path

In direct mode, the data from the demodulator is sent directly to the external MCU via the DOUT pin. DOUT can be set to GPIO1, 2 or 3.The typicalRX direct mode controlsequencefor the MCU is:

- 1. Configures GPIOsusing the CUS\_IO\_SEL register.
- 2. Configures DATA\_MODE = 0.
- 3. Send thego\_rx command.
- 4. Capture the data from DOUT continuously.
- 5. Send thego\_sleep/go\_stby/go\_rfs command to stop receiving and save the power.

### 6.2 Packet Mode




Figure 16. Packet mode data path

The packet handler supports variable packet format (Length in front of the Node ID), variable packet format (Length in the back of the Node ID) and fixed packet format. Each element in the packet supports flexible configurations, as shown below.




图 17.Variable lengthpacket (Length in front of Node ID)




图 18. Variable length packet (Length behind Node ID)




图 19.Fixed length packet

In the packet mode, the output data from the demodulator will be transferred to the packet handler for decoding, and then filled in the FIFO. The packet handler provides a variety of decoding mechanisms and options to determine the validity of the data. These can reduce the work load of the MCU. The typical package mode control sequence for the MCU is:

- 1. Configures GPIO using the CUS\_IO\_SEL register.
- 2. Setup the interruptsusingCUS\_INT1\_CTL, CUS\_INT2\_CTL and CUS\_INT\_EN registers.
- 3. Send thego rx command.
- 4. Reads the RX FIFO according to the relevant interrupts.
- 5. Sends the go\_sleep/go\_stby/go\_rfs command to stop the receiving and save the power.
- 6. Clears the packet interruptsusingCUS\_INT\_CLR1 and CUS\_INT\_CLR2 registers.

CMT2219B has rich configurable hardware resources of FIFO, packet and their interrupts, which makes it compatible with most of the similar RF products in the market. For more details please refer to the interface of RFPDK and "AN167-CMT2219B FIFO and Data Packet Usage Guideline".

# 7. Low Power Operation

## 7.1 Duty CycleOperation Mode

CMT2219B makes the Rx work in duty cycle operation mode to save the power consumption. Among them, the Rx Duty Cycle can be classified into the following 5 modes.

- 1. Fully manual control
- 2. Automatic SLEEP wakeup, switch to manual control
- 3. Automatic SLEEP wakeup, automaticallyenter to RX, manually exit RX
- 4. Automatic SLEEP wakeup, manually enter RX, automatically exit RX
- 5. Fully automatic receive and sleep control

# 7.2 Supper Low Power (SLP) Receive Mode

CMT2219B provides a set of options to help users achieve supper low power consumption (SLP - Supper Low Power) reception under different application requirements. These options can be used whensetting RX\_TIMER\_EN to 1, e.g. when the Rx timer is enabled. The principle of the SLP mechanism is to shorten the Rx time when there is no wanted signal coming in, and properly extend the Rx time when there is wanted signal detected, so that the power consumption is minimized while the stability of reception is guaranteed.

The traditional short-range wireless receiver generally uses the following basic scheme to achieve low powercommunication.CMT2219B is also compatible with this scheme, and expands it to 13 more power-saving schemes. The figure below introduces the most basic scheme, whichwill be enabled when the RX\_EXTEND\_MODE<3:0> is set to 0.




Figure 20. Basic low-power receiver scheme

The traditional low-power communication scheme and the 13-extendedlow-power schemes are listed in the following table.

Table 16. Low-power receiver mode

| No. | Rx Extended Methods   | Rx Extended Condition                               |  |  |  |  |
|-----|---|---|--|--|--|--|
| 0   | No Rx extension is supported. Exit Rx state as soon as T1 timed out.                                  | None  |  |  |  |  |
| 1   | Once meet the Dy extended condition during T1 leave   | RSSI_VLD is valid.                                  |  |  |  |  |
| 2   | Once meet the Rx extended condition during T1, leave  | PREAM_OK is valid.                                  |  |  |  |  |
| 3   | T1 and pass the control authority to MCU.   | RSSI_VLD and PREAM_OK are valid simultaneously.     |  |  |  |  |
| 4   | Once detect RSSI_VLD = 1 during T1, leave T1 and stays in Rx state, exit Rx state until RSSI_VLD = 0. | RSSI_VLD is valid.                                  |  |  |  |  |
| 5   |   | RSSI_VLD is valid                                   |  |  |  |  |
| 6   |   | PREAM_OK is valid                                   |  |  |  |  |
| 7   | Once meet the Division ded and the division T4 suitab   | RSSI_VLDandPREAM_OK are valid simultaneously.       |  |  |  |  |
| 8   | Once meet the Rx extended condition during T1, switch to T2. Exit Rx as soon as T2 timed out.         | Any one of PREAM_OK or SYNC_OK is valid.            |  |  |  |  |
| 9   | to 12. Exit Rx as soon as 12 timed out.   | Any one of PREAM_OK or NODE_OK is valid.            |  |  |  |  |
| 10  |   | Any one of PREAM_OK or SYNC_OK or NODE_OK is valid. |  |  |  |  |
| 11  | Once meet the Rx extended condition during T1, switch   | RSSI_VLD is valid.                                  |  |  |  |  |
| 12  | to T2. Leave T2 and pass the control authority to MCU   | PREAM_OK is valid.                                  |  |  |  |  |
| 13  | as soon as SYNC is detected, otherwise exit Rx when T2 timed out.                                     | RSSI_VLD 与 PREAM_OK are valid simultaneously.       |  |  |  |  |

The T1 and T2 mentioned in the table refer to the RX T1 and the RX T2 time interval that can be set via the registers or RFPDK. The source of RSSI\_VLD can be the comparison result of the RSSI or the detection result of the phase jump detector (PJD). For more details, please refer to "AN164-CMT2219BW Low Power Mode Usage Guideline".

# 7.3 Receiver "Power VS Performance" Configuration

CMT2219B provides a set of registers to select the power consumption and sensitivity performance of the RF frontend circuit. The below table shows how they are configured:

Table 17. Low-power receiver mode

| 电流档    | RF 性能档 | LMT_VTR<1:0> | MIXER_BIAS<1:0> | LNA_MODE<1:0> | LNA_BIAS<1:0> |
|--------|--------|--------------|-----------------|---------------|---------------|
| Low    | Low    | 2            | 2               | 1             | 1             |
| Medium | Medium | 2            | 2               | 1             | 2             |
| High   | High   | 1            | 2               | 3             | 2             |

# 8. User Register

CMT2219B is configured by writing in the registers. The following is the register table.

Table 18. CMT2219B Register Table

| Addr   | R/W<br>RW                                | Name<br>cus_cmt1   | Bit 7   | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Function  |
|--|--|--|---|--|--|--|--|---|--|--|---|
| 0x01<br>0x02   | RW<br>RW                                 | CUS_CMT2<br>CUS_CMT3   |   |  |  |  |  |   |  |  |   |
| 0x03<br>0x04   | RW<br>RW                                 | CUS_CMT4 CUS_CMT5  |   |  |  |  |  |   |  |  |   |
| 0x05<br>0x06   | RW<br>RW                                 | CUS_CMT6<br>CUS_CMT7   | User d  | oes not need   | to understand  | the details, just  | directly expo  | rt the register co  | ntents from the  | RFPDK  | CMT Bank  |
| 0x07<br>0x08   | RW<br>RW                                 | CUS_CMT8 CUS_CMT9  |   |  |  |  |  |   |  |  |   |
| 0x09<br>0x0A   | RW<br>RW                                 | CUS_CMT10<br>CUS_CMT11   |   |  |  |  |  |   |  |  |   |
| Ox08<br>Addr   | R/W                                      | cus_rssi<br>Name   | Bit 7   | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Function  |
| 0x0C<br>0x0D   | RW<br>RW                                 | CUS_SYS1<br>CUS_SYS2   |   | TR [1:0]<br>LFOSC_CAL1_EN  |  | BIAS [1:0]<br>RX_TIMER_EN  |  | MODE [1:0]<br>RESV  | LNA_BI<br>RX_DC_EN   |  |   |
| 0x0E<br>0x0F   | RW<br>RW                                 | CUS_SYS3<br>CUS_SYS4   | SLEEP BYPASS EN   |  | XTAL_STB_TIME [2:0]  |  |  | ESV [1:0]   | RX_EXIT_   | TATE [1:0]   |   |
| 0x10<br>0x11   | RW<br>RW                                 | CUS_SYSS<br>CUS_SYS6   |   |  | SLEEP_TIMER_M [10:8]   | RX_TIME  | R_T1_M [7:0]   |   | 1ER_R [3:0]  |  | System Pank   |
| 0x12<br>0x13   | RW<br>RW                                 | CUS_SYS7<br>CUS_SYS8   |   |  | RX_TIMER_T1_M [10:8]   | RX_TIME  | R_T2_M [7:0]   | RX_TIMER  |  |  | System Bank   |
| 0x14<br>0x15   | RW<br>RW                                 | CUS_SYS9<br>CUS_SYS10  | COL_DET_EN  | COL_OFS_SEL<br>CCA_IN  | RX_TIMER_T2_M [10:8]  RX_AUTO_EXIT_DIS  IT_SEL [1:0]   | DOUT_MUTE  RSSI_DET  | CCL (4.0)  |   | T2_R [3:0]<br>MODE [3:0]   |  | <u> </u>  |
| 0x16<br>0x17   | RW<br>RW                                 | CUS_SYS11<br>CUS_SYS12   | PJD_TH_SEL<br>PJD_WIN   | SEL [1:0]  |  |  | F  | ESV [5:0]   | RSSI_AVG_MODE [2:0]  |  |   |
| Addr<br>0x18   | R/W<br>RW                                | Name<br>cus_rf1  | Bit 7   | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Function  |
| 0x19<br>0x1A   | RW<br>RW                                 | CUS_RF2<br>CUS_RF3   |   |  |  |  |  |   |  |  |   |
| 0x1B<br>0x1C   | RW<br>RW                                 | CUS_RF4<br>CUS_RF5   | User d  | oes not need   | to understand  | the details, just  | directly expo  | rt the register co  | ntents from the  | RFPDK  | Frequency Bank  |
| 0x1D<br>0x1E   | RW<br>RW                                 | CUS_RF6 CUS_RF7  |   |  |  |  |  |   |  |  |   |
| Addr   | R/W                                      | cus_rf8<br>Name  | Bit 7   | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Function  |
| 0x20<br>0x21   | RW<br>RW                                 | CUS_RF9<br>CUS_RF10  |   |  |  |  |  |   |  |  |   |
| 0x22<br>0x23   | RW<br>RW                                 | CUS_RF11<br>CUS_RF12   | 1   |  |  |  |  | 1 1   |  |  |   |
| 0x24<br>0x25   | RW<br>RW                                 | CUS_FSK1<br>CUS_FSK2   | 1   |  |  |  |  |   |  |  |   |
| 0x26<br>0x27<br>0x28   | RW<br>RW<br>RW                           | CUS_FSK3<br>CUS_FSK4<br>CUS_FSK5   | 1   |  |  |  |  |   |  |  |   |
| 0x29<br>0x2A   | RW<br>RW                                 | CUS_FSK6<br>CUS_FSK7   |   |  |  |  |  |   |  |  |   |
| 0x2B<br>0x2C   | RW<br>RW                                 | CUS_CDR1<br>CUS_CDR2   | User d  | oes not need   | to understand  | the details, just  | directly expo  | rt the register co  | ntents from the  | RFPDK  | Data Rate Bank  |
| 0x2D<br>0x2E   | RW<br>RW                                 | CUS_CDR3<br>CUS_CDR4   |   |  |  |  |  |   |  |  |   |
| 0x2F<br>0x30   | RW<br>RW                                 | CUS_AGC1<br>CUS_AGC2   |   |  |  |  |  |   |  |  |   |
| 0x31<br>0x32   | RW<br>RW                                 | CUS_AGC3<br>CUS_AGC4   |   |  |  |  |  |   |  |  |   |
| 0x33<br>0x34   | RW<br>RW                                 | CUS_OOK1<br>CUS_OOK2   |   |  |  |  |  |   |  |  |   |
| 0x35<br>0x36<br>0x37   | RW<br>RW                                 | CUS_OOK3<br>CUS_OOK4<br>CUS_OOK5   |   |  |  |  |  |   |  |  |   |
| Addr   | R/W                                      |  |   |  |  |  |  |   |  |  |   |
|  |  | Name   | Bit 7   | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Function  |
| 0x38<br>0x39   | RW<br>RW                                 | CUS_PKT1<br>CUS_PKT2   | Bit 7   | Bit 6  | Bit 5<br>RX_PREAM_SIZE [4:0]   | RE   | SV [7:0]   | Bit 2 PREAM_LENG_UNIT   | Bit 1  |  | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B   | RW<br>RW<br>RW                           | CUS_PKT1 CUS_PKT2 CUS_PKT3 CUS_PKT4  |   | Bit 6  | RX_PREAM_SIZE [4:0]  | RE<br>RE   |  | PREAM_LENG_UNIT   |  | ODE [1:0]  | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3C   | RW<br>RW<br>RW<br>RW<br>RW               | CUS_PKT1 CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT5  | Bit 7   | Bit 6  |  | RE<br>RE<br>PREAM<br>SYNC_   | SV [7:0]<br>SV [7:0]<br>VALUE [7:0]<br>VALUE [7:0]   |   |  |  | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3C<br>0x3D<br>0x3E   | RW<br>RW<br>RW<br>RW<br>RW<br>RW<br>RW   | CUS_PKT1 CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT6 CUS_PKT7 CUS_PKT7  |   | Bit 6  | RX_PREAM_SIZE [4:0]  | RE RE PREAM SYNC_ SYNC_V SYNC_V  | SV [7:0]<br>SV [7:0]<br>VALUE [7:0]<br>VALUE [7:0]<br>VALUE [15:8]<br>ALUE [23:16]   | PREAM_LENG_UNIT   |  | ODE [1:0]  | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3C<br>0x3D<br>0x3E<br>0x3F<br>0x40<br>0x41   | RW      | CUS_PKT1 CUS_PKT2 CUS_PKT3 CUS_PKT4 CUS_PKT5 CUS_PKT6 CUS_PKT6 CUS_PKT7  |   | Bit 6  | RX_PREAM_SIZE [4:0]  | RE RE PREAM  SYNC_ SYNC_V  SYNC_V  SYNC_V  SYNC_V  SYNC_V  SYNC_V  SYNC_V  | SV [7:0]<br>SV [7:0]<br>VALUE [7:0]<br>VALUE [7:0]<br>VALUE [15:8]<br>ALUE [23:16]<br>ALUE [23:16]<br>ALUE [31:24]<br>ALUE [47:40]   | PREAM_LENG_UNIT   |  | ODE [1:0]  | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3D<br>0x3E<br>0x3F<br>0x40<br>0x41<br>0x42<br>0x43   | RW   | CUS PRT1 CUS PRT2 CUS PRT2 CUS PRT3 CUS PRT4 CUS PRT5 CUS PRT6 CUS PRT6 CUS PRT7 CUS PRT7 CUS PRT8 CUS PRT9 CUS PRT10 CUS PRT11 CUS PRT11 CUS PRT12  | RESV  | Bit 6  | RX PREAM SIZE [4:0]  SYNC TOL [2:0]  | RE RE PREAM SYNC_V SYNC_V SYNC_V SYNC_V SYNC_V SYNC_V SYNC_V SYNC_V  | SV [7:0] SV [7:0] VALUE [7:0] VALUE [7:0] VALUE [7:0] VALUE [7:0] ALUE [15:8] ALUE [23:16] ALUE [23:16] ALUE [39:32] ALUE [47:40] ALUE [45:48]   | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  | DATA, M  | ODE [1:0]  SYNC_MAN_EN   | Function  |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3E<br>0x3F<br>0x3F<br>0x40<br>0x41<br>0x42<br>0x42   | RW R | CUS PRT1 CUS PRT2 CUS PRT3 CUS PRT3 CUS PRT4 CUS PRT6 CUS PRT6 CUS PRT7 CUS PRT7 CUS PRT8 CUS PRT9 CUS PRT9 CUS PRT10 CUS PRT11 CUS PRT12 CUS PRT12 CUS PRT12 CUS PRT13 CUS PRT14 CUS PRT14 CUS PRT14 CUS PRT15 CUS PRT15 CUS PRT14 CUS PRT14 CUS PRT15 CUS PRT14 CUS PRT15 CUS PRT15 CUS PRT16 CUS PRT16 CUS PRT16 CUS PRT17 CUS PRT17 CUS PRT17 CUS PRT17 CUS PRT18 CUS PRT18 CUS PRT18  | RESV  |  | RX PREAM SZE [4:0]  SYNC_TOL [2:0]  PAYLOAD_LENG [10:8]  | RE RE RE RESIDENT STINC L. STI | SV [7-0] SV [7-0] VALUE [7-0] VALUE [7-0] VALUE [15-8] ALUE [23-16] ALUE [23-16] ALUE [39-32] ALUE [47-40] ALUE [63-56] ALUE [63-56] AUTO, ACK, EN D, LENG [7:0]   | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL   | DATA_M  DATA_M  PAYLOAD_BIT_ORDER  | ODE [1:0]  SYNC_MAN_EN  PKT_TYPE   | Function  Baseband Bank   |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3C<br>0x3D<br>0x3C<br>0x3D<br>0x4D<br>0x41<br>0x42<br>0x42<br>0x43<br>0x45<br>0x45<br>0x45   | RW R | CUS, PKT1 CUS, PKT2 CUS PKT3 CUS, PKT4 CUS, PKT4 CUS, PKT6 CUS, PKT6 CUS, PKT6 CUS, PKT7 CUS, PKT8   | RESV  | Bit 6  | RX PREAM SIZE [4:0]  SYNC TOL [2:0]  | RE R   | SV [7-0] SV [7-0] SV [7-0] VALUE [7-0] VALUE [7-0] VALUE [15-3] ALUE [23-16] ALUE [23-16] ALUE [23-16] ALUE [39-32] ALUE [39-32] ALUE [47-0] ALUE [55-48] ALUE [48-0] D LENG [7-0] NOD VALUE [7-0] NOD   | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  | DATA_M  DATA_M  PAYLOAD_BIT_ORDER  | ODE [1:0]  SYNC_MAN_EN   |   |
| 0x38 0x39 0x3A 0x3B 0x3B 0x3C 0x3C 0x3C 0x3C 0x4C 0x4C 0x4F 0x44 0x44 0x44 0x44 0x44 0x44 0x45 0x46 0x46 0x47 0x47   | RW R | CUS, PRT1 CUS, PRT2 CUS, PRT2 CUS, PRT4 CUS, PRT6 CUS, PRT6 CUS, PRT6 CUS, PRT6 CUS, PRT7 CUS, PRT8 CUS, PRT10 CUS, PRT10 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT12 CUS, PRT12 CUS, PRT12 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT13 CUS, PRT14 CUS, PRT15 CUS, PRT15 CUS, PRT15 CUS, PRT17 CUS, PRT13   | RESV  |  | RX PREAM SZE [4:0]  SYNC_TOL [2:0]  PAYLOAD_LENG [10:8]  | RE REAL REAL REAL REAL REAL REAL REAL RE   | SV [7:0] SV [7:0] SV [7:0] VALUE [7:0] VALUE [7:0] VALUE [7:0] VALUE [12:0] VALUE [12:0] VALUE [13:4] VALUE [13:6] VALUE [15:8] VALUE [15:8]  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL   | DATA_M  DATA_M  PAYLOAD_BIT_ORDER  | ODE [1:0]  SYNC_MAN_EN  PKT_TYPE   |   |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3B<br>0x3E<br>0x3E<br>0x3E<br>0x3E<br>0x40<br>0x41<br>0x42<br>0x43<br>0x43<br>0x45<br>0x45<br>0x45<br>0x45<br>0x46<br>0x46<br>0x47<br>0x47   | RW R | CUS, PRT1 CUS, PRT2 CUS, PRT2 CUS, PRT4 CUS, PRT5 CUS, PRT6 CUS, PRT6 CUS, PRT7 CUS, P | RESV  |  | RX PREAM SZE [4:0]  SYNC_TOL [2:0]  PAYLOAD_LENG [10:8]  | RE R   | SV [7:0] SV [7:0] VALUE [7:0]  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL   | DATA M  PAYLOAD BIT ORDER  NODE DET  | ODE [1:0]  SYNC_MAN_EN  PKT_TYPE   |   |
| 0x38 0x38 0x39 0x3A 0x3B 0x3B 0x3E 0x3C 0x3C 0x3C 0x3E 0x3E 0x3E 0x44 0x44 0x44 0x44 0x44 0x44 0x44 0x4  | RW R | CUS, PKT1 CUS, PKT2 CUS, PKT3 CUS, PKT4 CUS, PKT4 CUS, PKT6 CUS, PKT6 CUS, PKT6 CUS, PKT7 CUS, P | RESV<br>RESV<br>RESV  | RESV   | RX PREAM SZE [4:0]  SYNC TOL [2:0]  PAYLOAD LENG[10:8]  NODE FREE EN   | RE R   | SV [7-0] SV [7-0] SV [7-0] VALUE [15-8] VALUE [17-0] VALUE [17-0] VALUE [17-0] VALUE [15-8] VALUE [15- | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]   | DATA M  PAYLOAD BIT ORDER  NODE DET  | SYNC_MAN_EN  SYNC_MAN_EN  PKT_TVPE  MODE[1:0]  |   |
| 0x38<br>0x39<br>0x3A<br>0x3B<br>0x3E<br>0x3E<br>0x3E<br>0x3E<br>0x3E<br>0x4E<br>0x4E<br>0x44<br>0x43<br>0x44<br>0x44<br>0x45<br>0x46<br>0x47<br>0x47<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x48<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58<br>0x58 | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESV RESV RESV  | RESV FEC EN  | RX PREAM SZE (4:0)  SYNC. TOL [2:0]  PAYLOAD LENG [10:8)  NODE FREE EN  CRC BYTE SWAP  | RE R   | SV [7:0] SV [7:0] SV [7:0] SV [7:0] VALUE [7:0] VALUE [7:0] VALUE [7:0] VALUE [7:0] VALUE [1:38] VALUE [3:16] | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL_ E_SIZE [1:0]  CRC_TY   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET  | SYNC MAN, EN  SYNC MAN, EN  PKT_TYPE  MODE [1:0]  CRC EN   |   |
| 0x38 0x3A 0x3A 0x3B 0x3A 0x3B 0x3B 0x3B 0x3C 0x3C 0x3C 0x3C 0x3C 0x3C 0x3C 0x3E 0x3E 0x3E 0x3E 0x3E 0x4A 0x45 0x45 0x45 0x45 0x46 0x45 0x45 0x45 0x45 0x45 0x45 0x45 0x45  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT6 CUS, PRT7 CUS,  | RESV RESV RESV CRC BIT GROER  | RESV FEC EN  | RX PREAM SZE (4:0)  SYNC. TOL [2:0]  PAYLOAD LENG [10:8)  NODE FREE EN  CRC BYTE SWAP  | RE R   | SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] AULUE [7:0]  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL_ E_SIZE [1:0]  CRC_TY   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET  | SYNC MAN, EN  SYNC MAN, EN  PKT_TYPE  MODE [1:0]  CRC EN   |   |
| 0x38 0x30 0x30 0x30 0x30 0x30 0x30 0x30  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT10 CUS, PRT10 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT12 CUS, PRT12 CUS, PRT13 CUS, PRT | RESV RESV RESV  | RESV FEC EN  | RX PREAM SZE (4:0)  SYNC. TOL [2:0]  PAYLOAD LENG [10:8)  NODE FREE EN  CRC BYTE SWAP  | RE R   | SV [7:0]   | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL_ E_SIZE [1:0]  CRC_TY   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET  | SYNC MAN, EN  SYNC MAN, EN  PKT_TYPE  MODE [1:0]  CRC EN   |   |
| 0x38 0x39 0x34 0x34 0x34 0x35 0x39 0x34 0x34 0x35 0x35 0x35 0x35 0x35 0x35 0x35 0x35   | RW R | CUS, PKT1 CUS, PKT2 CUS, PKT3 CUS, PKT4 CUS, PKT4 CUS, PKT5 CUS, PKT5 CUS, PKT5 CUS, PKT7 CUS, P | RESY  RESY  RESY  FEC. TYPE  CIC. Brf. ORDER  | FEC EN WHITEN SEED [8]   | RX PREAM SZE (4:0)  SYNC. TOL [2:0]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  | RE R   | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TV  WHITEN_EN  | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET;  MANCH_TYPE   | ODE [1:0]  SYNC MAIN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  | Baseband Bank   |
| 0x38 0x39 0x34 0x34 0x34 0x35 0x39 0x34 0x35 0x35 0x35 0x35 0x35 0x35 0x35 0x35  | RW R | CUS, PRT1 CUS, PRT2 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS, P | RESY  RESY  RESY  FEC. TYPE  CIC. Brf. ORDER  | FEC EN WHITEN SEED [8]   | RX PREAM SZE (4:0)  SYNC. TOL [2:0]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  | RE R   | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TV  WHITEN_EN  | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET;  MANCH_TYPE   | ODE [1:0]  SYNC MAIN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  | Baseband Bank   |
| 0x38 0x39 0x30 0x30 0x30 0x30 0x30 0x30 0x30   | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESY  RESY  RESY  FEC. TYPE  CIC. Brf. ORDER  | FEC EN WHITEN SEED [8]   | RX PREAM SZE (4:0)  SYNC TOL [2:0]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE   | RE R   | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TY  WHITTEN_EN   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET;  MANCH_TYPE   | ODE [1:0]  SYNC MAIN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  | Baseband Bank   |
| 0x38 0x39 0x30 0x30 0x30 0x30 0x30 0x30 0x30   | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESY  RESY  RESY  FEC. TYPE  CIC. Brf. ORDER  | FEC EN WHITEN SEED [8]   | RX PREAM SZE (4:0)  SYNC TOL [2:0]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE   | RE REM PROMISE AND | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TY  WHITTEN_EN   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET;  MANCH_TYPE   | ODE [1:0]  SYNC MAIN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  | Baseband Bank  Function   |
| 0x38   0x39   0x3A   0x   | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESV RESV RESV FEC. TYPE CNC. BIT. ORDER RESV BIT. 7  | FEC EN  WHITEN SEED [8]  Bit 6   | PAYLOAD LENG [10:8]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  | BE REMOVED THE REM | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SQE [2:0]  NODE_LENG_POS_SEL  E_SQE [1:0]  CRC_TY  WHITEN_EN  Bit 2   | PAYLOAD, BIT ORDER  PAYLOAD, BIT ORDER  NODE_DET  MANON, TYPE  Bit 1   | ODE (1-0)  SYNC MAN. EN  PKT_TYPE  MODE [1-0]  CRC EN  MANCH EN  | Baseband Bank  Function  Reserve Bank                               |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT5 CUS, PRT5 CUS, PRT6 CUS, PRT6 CUS, PRT7 CUS,  | RESY  RESY  RESY  FEC. TYPE  CIC. Brf. ORDER  | FEC EN WHITEN SEED [8]   | RX PREAM SZE (4:0)  SYNC TOL [2:0]  PAYLOAD LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE   | RE RESERVED TO THE RESERVED TO | SV [7:0] SV [7:0] SV [7:0] SV [7:0] VALUE [3:16] V | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TY  WHITTEN_EN   | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET;  MANCH_TYPE   | ODE [1:0]  SYNC MAIN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  | Baseband Bank  Function  Reserve Bank  Function                     |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT13 CUS, PRT23 CUS, PRT24 CUS, PRT25 CUS, PRT25 CUS, PRT28 CUS, PRT28 CUS, PRT29 CUS, PRS5VI  | RESY RESY RESY RESY RESY RESY RESY RESY   | FEC EN WHITEN SEED (B) Bit 6   | PAYLOAD LENG [10:8]  PAYLOAD LENG [10:8]  MODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  Bit 5   | RE R   | SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] AULUE [7:0] AULUE [7:0] AULUE [15:8] AULUE [31:8] AULUE [31:8] AULUE [31:8] AULUE [31:8] AULUE [31:4] A | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TV  WHITTEN EN  Bit 2  Bit 2   | PAYLAD BIT ORDER  NODE DET  MANCH TYPE  Bit 1  | ORE (1-0)  SYNC MAAN EN  PET, TYPE  MODE (1-0)  CRC EN  MANCH EN  Bit 0  | Function  Reserve Bank  Function  LBD Bank                          |
| 0.438 0.439 0.430 0.431 0.431 0.431 0.431 0.431 0.431 0.441 0.443 0.444 0.446  | RW R | CUS, PRIT2 CUS, PRIT2 CUS, PRIT3 CUS, PRIT3 CUS, PRIT4 CUS, PRIT5  | RESY RESY RESY RESY RESY RESY RESY RESY   | RESV FEC EN WHITEN SEED (B) Bit 6 Bit 6  | PAYLOAD LENG [10:8]  PAYLOAD LENG [10:8]  MODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  Bit 5   | RE R   | SV [7:0] SV [7:0] SV [7:0] SV [7:0] VALUE [3:16] V | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TV  WHITTEN EN  Bit 2  Bit 2  Bit 2  | PAYLAD BIT ORDER  NODE_DET  MANCH_TYPE  Bit 1  Bit 1   | ODE (1-0)  SYNC MAN. EN  PKT_TYPE  MODE [1-0]  CRC EN  MANCH EN  | Baseband Bank  Function  Reserve Bank  Function                     |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.431 0.441 0.441 0.445 0.446 0.446 0.440  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT6 CUS, PRT6 CUS, PRT7 CUS,  | RESV RESV RESV RESV RESV RESV BIT 7  BIT 7  | FEC EN WHITEN SEED (B) Bit 6   | PAYLOAD LENG [10:8]  PAYLOAD LENG [10:8]  MODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  Bit 5   | RE REAL PREAM PROAM PREAM PREAM PREAM PROAM PREAM PREAM PROAM PREAM PROAM PREAM PROAM PREAM PROAM PREAM PROAM PREAM PROAM PROAM PREAM PROAM PROA | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SQE [2:0]  NODE_LENG_POS_SEL  E_SZE [1:0]  CRC_TY  WHITEN EN  Bit 2  Bit 2  CHIP_MOC  | PAYLAD BIT ORDER  NODE DET  MANCH TYPE  Bit 1  | ORE (1-0)  SYNC MAAN EN  PET, TYPE  MODE (1-0)  CRC EN  MANCH EN  Bit 0  | Function  Reserve Bank  Function  LBD Bank                          |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.441 0.441 0.443 0.443 0.444 0.444 0.445  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT6 CUS, PRT7 CUS,  | RESY RESY RESY RESY BIT 7  BIT 7  BIT 7   | RESV  FEC EN  WHITEN SEED [8]  Bit 6  Bit 6  | RX PREAM SZZ (4:0)  SYNC. TOL [2:0]  PAYGAD, LENG [10:8]  NODE, FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  Bit 5  Bit 5  RSTN IN CN LECONG, EN  | RE REAM STATE OF THE ACT OF THE A | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SQE [2:0]  NODE_LENG_POS_SEL  E_SZE [1:0]  CRC_TY  WHITEN EN  Bit 2  Bit 2  CHIP_MOC  | PAYLOAD_BIT_ORDER  NOOE_DET  MANOR TYPE  Bit 1  Bit 1  E STA (30) (3.0)  | SYNC MAN, EN  PRT_TYPE  MODE[1:0]  CRC_EN  MANCH EN  Bit 0  Bit 0  | Function  Reserve Bank  Function  LBD Bank Function                 |
| 0.438 0.439 0.430 0.431 0.431 0.431 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESV RESV RESV PECTIVE CRC BIT ORDER  BIT 7  BIT 7  RESV RESV   | FEC EN  WHITEN SEED (8)  Bit 6  Bit 6  | RX PREAM SZZ (4:0)  SYNC. TOL [2:0]  PAYGAD, LENG [10:8]  NODE, FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  Bit 5  Bit 5  RSTN IN CN LECONG, EN  | RE R   | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SOZE [2:0]  NODE_LENG_POS_SEL  E_SZEZ [1:0]  CRC_TY  WHITTEN_EN  Bit 2  CRF_MOC  RESS   | PAYLOAD BIT ORDER NODE DET NODE DET  Bit 1  Bit 1  Bit 1  E STA [30]  [30]   | ORE [1:0]  SYNC MAN EN  PET TYPE  MODE [1:0]  CRC EN  MANCH EN  Bit 0  Bit 0  Bit 0  | Function  Reserve Bank  Function  LBD Bank                          |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT12 CUS, PRT22 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT6 CUS, PRT7 CUS, | RESY RESY RESY RESY RESY Bit 7  Bit 7  Bit 7  Bit 7  Bit 7  Bit 7   | RESV  FEC EN  WHITEN SEED (B)  Bit 6  Bit 6  VI-10  VI-10  VI-10  RESV VI-10   | PAYLOAD LENG [10:8] PAYLOAD LENG [10:8] NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  BIT 5  BIT 5  BIT 5  BIT 5  BIT 5  BIT 5  BIT 9  | RE REMAINS THE CASE OF THE CAS | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SIZE [2:0]  NODE_LENG_POS_SEL  E_SIZE [1:0]  CRC_TY  WHITTEN EN  Bit 2  CHIP_MOD  CRESS  OHE MOD  SEL [1:0]  NODE_CRESS  OHE MOD  NODE_CRESS  NODE_CRESS  NODE_CRESS  NODE_CRESS  NODE_CRESS  NODE_CRESS  | DATA_M  PAYLOAD_BIT_ORDER  NOOE_DET.  NOOE_DET.  Bit 1  Bit 1  Bit 1  E STA(\$20)  GPOS.  GPOS.  GPOS.   | ORE [1:0]  SYNC MAN, EN  PET_TYPE  MODE [1:0]  CRC EN  MANCH EN  Bit 0  Bit 0  Bit 0  PET_DOME EN  PESSY   | Function  Reserve Bank  Function  LBD Bank Function                 |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.441 0.441 0.443 0.443 0.444 0.444 0.445 0.445 0.445 0.446 0.447 0.448 0.446 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448 0.447 0.448  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT4 CUS, PRT5 CUS, PRT5 CUS, PRT5 CUS, PRT7 CUS,  | RESY  RESY  RESY  RESY  RESY  BIT 7  BIT 7  BIT 7  RESS  RESY  RESY | Bit 6  Bit 7  Bit 7  Bit 7  Bit 8  Bit 8  Bit 9  Bi | PAYLOAD_LENG[10.8]  PAYLOAD_LENG[10.8]  NODE_FREE_EN  CRC_BYTE_SWAPP  WHITEN_SEED_TYPE  Bit 5  Bit 5  Bit 5  Bit 5  Bit 5  Bit 5  Bit 7  Bit 9  Bit 9 | RE REMANDER STORY OF THE STORY  | SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] VALUE [7: | PREAM_LENG_UNIT   | PAYLOAD BIT ORDER  POOL OF THE PAYLOAD BIT ORDER  MANCH TYPE  Bit 1  Bit 1  Bit 1  CRC OK EN  FIN TARGE CIR  FIN TARGE CIR   | ODE [1:0]  SYNC MAN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  Bit 0  Bit 0  Bit 0  PKT_ODNE EN  RESY  RESY | Function  Reserve Bank  Function  LBD Bank Function  Control Bank 1 |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.441 0.441 0.441 0.443 0.444 0.444 0.444 0.445  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT11 CUS, PRT12 CUS, PRT13 CUS, PRT23 CUS, PRT23 CUS, PRT23 CUS, PRT23 CUS, PRT23 CUS, PRT23 CUS, PRT24 CUS, PRT25 CUS, PRT25 CUS, PRT25 CUS, PRT25 CUS, PRT25 CUS, PRT27 CUS, PRT28 CUS, PRT29 CUS, PRT2 | RESY RESY RESY RESY RESY RESY RESY RESY   | RESV  FEC EN  WHITEN SEED (B)  Bit 6  Bit 6  VI-10  VI-10  VI-10  RESV VI-10   | PAYLOAD_LENG[10:8]  PAYLOAD_LENG[10:8]  NODE_FREE_EN  CRC_BYTE_SWAP  WHITEN_SEED_TYPE  Bit 5  | RE REMAINS THE CASE OF THE CAS | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SQE [2:0]  NODE_LENG_POS_SEL  E_SZE [1:0]  CRC_TY  WHITEN EN  Bit 2  CRE_MOC_RES  DES [1:0]  DODE_CRE_MOC_RES  INTSEL_(4:0)  INTZ_SEL_(4:0)  NODE_CRE_RES  SY[1:0]  Bit 2  NODE_CRE_RES  SY[1:0]  Bit 2  NODE_CRE_RES  SY[1:0]  NODE_CRE_RES   | PAYLOAD BIT ORDER  NOOE DET  MANCH TYPE  Bit 1  Bit 1  E STA [30]  [30]  GRO I.  CRC OK EN  Bit 1  CRC OK CRI  CRC OK CRI  Bit 1  CRC OK CRI  CRC OK CR | ODE (1-0)  SYNC MAN EN  PKT_TYPE  MODE (1-0)  CXC EN  MANCH EN  Bit 0  Bit 0  Bit 0  PKT_DONE EN  RESY  RY TMO CLR  Bit 0  PKT_DONE CR   | Function  Reserve Bank  Function  LBD Bank Function                 |
| 0.438 0.439 0.430 0.431 0.431 0.431 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT2 CUS, PRT2 CUS, PRT3 CUS, PRT3 CUS, PRT5 CUS, PRT6 CUS, PRT6 CUS, PRT7 CUS, P | RESV RESV RESV RESV RESV RESV RESV Bit 7  Bit 7  Bit 7  RESS RESS RESS RESS RESS RESS RESS RE   | Bit 6  Bit 6  Bit 6  VI 100  VI 100  VI 100  VI 100  RESV  Bit 6  VI 100  RESV  RESV | PAYLOAD LENG[10:8]  PAYLOAD LENG[10:8]  NODE FREE EN  CRC BYTE SWAP  WHITEN SEED TYPE  BIT 5  BIT 5  BIT 5  BIT 5  GROSS  | RE R   | SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] SV [7:0] AAUE [7:0] Bit 3  Th [7:0]  Bit 3  DOL SWT [7:0]  SYNC, OK CIN  SYNC,  | PREAM_LENG_UNIT   | Bit 1  Bit 1  Bit 1  CPC OK IN IND IND IND IND IND IND IND IND IND   | ORE (1-0)  SYNC MAN EN  PRT_TYPE  MODE (1-0)  CRC EN  MANCH EN  Bit 0  Bit 0  Bit 0  PRT_COME EN  RESEY  RESEX  RE | Function  Reserve Bank  Function  LBD Bank Function  Control Bank 1 |
| 0.438 0.439 0.430 0.430 0.431 0.431 0.431 0.431 0.431 0.431 0.431 0.441  | RW R | CUS, PRT12 CUS, PRT2 CUS, PRT3 CUS, PRT13 CUS, PRT23 CUS, PRT24 CUS, PRT25 CUS, PRT25 CUS, PRT25 CUS, PRT28 CUS, PRT29 C | RESY RESY RESY RESY RESY Bit 7  Bit 7  Bit 7  Bit 7  RESY RESY Bit 7  RESY RESY RESY RESY RESY RESY RESY RES  | Bit 6  Bit 6  Bit 6  VI 100  VI 100  VI 100  VI 100  RESV  Bit 6  VI 100  RESV  RESV | PATIOND LENG [10:8]  PATIOND LENG [10:8]  NODE FREE EN  CRC BYTE SWAP  WHITIN SEED TYPE  BIT 5  BIT 5  BIT 5  BIT 5  BIT 5  BIT 5  BIT 9  BIT  | RE R   | SV [7:0] SV  | PREAM_LENG_UNIT  SYNC_SQE [2:0]  NODE_LENG_POS_SEL  E_SZE[1:0]  CRC_TY  WHITTEN EN  Bit 2  CHIP_MODE RESY  1071 SEL [1:0]  NODE (ENG_POS_SEL  E_SZE[1:0]  CRC_TY  WHITTEN EN  Bit 2  CHIP_MODE RESY  1071 SEL [1:0]  NODE (ENG_ENE ESY [1:0]  ESY | DATA_M  PAYLOAD_BIT_ORDER  NODE_DET  NODE_DET  MANOI TYPE  Bit 1  Bit 1  GPIOL  GPIOL  GPIOL  GRO MERGE EN S_TRO CE B BIT ORDER  FRO CE B BIT ORDE | ODE [1:0]  SYNC MAN EN  PKT_TYPE  MODE [1:0]  CRC EN  MANCH EN  Bit 0  PKT_DONE EN  BESY  RK TMO CUE  BIT 0  PKT_DONE EN  BIT 0  PKT_BONE EN  BIT 0  BKT_BONE EN  BKT_BKT_BONE EN  BKT_BKT_BKT_BKT_BKT_BKT_BKT_BKT_BKT_BKT_  | Function  Reserve Bank  Function  LBD Bank Function  Control Bank 1 |

From the above table, it can be seen that the address range is from 0x00 to 0x71, which can be divided into 3 main banks for better understanding. They are: Configuration bank (including 7 sub-banks), Control Bank1, and Control Bank 2. For the 3 banks the address is continuous. They are all accessed via the SPI bus. They have different functionalities and design purposes, which are shown in the below table:

Table 19. Description of Register Banks

| Address   | Bank Name  |                | Bank Name in the RFPDKExport File | Functionality   |  |
|-----------|--|----------------|-----------------------------------|---|--|
| 0x00-0x0B |  | CMT Bank       | CMT Bank                          | Users do not change them.   |  |
| 0x0C-0x17 |  | System Bank    | System Bank                       | Mainly relates to low power mode.   |  |
| 0x18-0x1F | Configuration Bank (RFPDKexportthe register values)                | Frequency Bank | Frequency Bank                    | To setup the RX frequencies.  |  |
| 0x20-0x37 |  | Data Rate Bank | Data Rate Bank                    | To setup data rate, deviation, bandwidths and other related parameters.       |  |
| 0x38-0x54 |  | Baseband Bank  | Baseband Bank                     | To setup packet format and some FIFO features.                                |  |
| 0x55-0x5E |  | Reserve Bank   | Reserve Bank                      | No needs to write in.   |  |
| 0x5F      |  | LBD Bank       | LBD Bank                          | Store the LBD threshold   |  |
| 0x60-0x6A | Control Bank 1 (Set by MCU in application, not generated by RFPDK) |                |                                   | To setup chip working state, frequency hopping, GPIOs and interrupts control. |  |
| 0x6B-0x71 | Control Bank 1 (Set by MCU in application, not generated by RFPDK) |                |                                   | To read interrupt flags and RSSI value, control the FIFO.                     |  |

To simplify the operation, users should firstly setup all the desired parameters on the RFPDK, export the register contents to the HEX file, and use it to initialize the CMT2219B. For the CMT Bank, Frequency Bank, and the Data Rate Bank, users do not need to study the details of the registers. Instead, these register configurations totally rely on the RFPDK. For System Bank and Baseband Bank, users must study the details in order to play with them in different applications. Meanwhile, for Control Bank 1 and 2, users must also understand the meaning of each register.

CMOSTEK provides a series Application Notes (AN) for the users to studyhow to play with the chip, how to configure the parameters on RFPDK, how to use each register, and other notable application skills. Users can start their learning from reading "AN161 CMT2219BW Quick Start Guide", which provides step-by-step guidance and leads the users to read other documents.

# 9. Ordering Information

Table 20. CMT2219B ordering information

| Part Number                 | Descriptions              | Packaging   | Packing    | Condition    | MOQ   |
|-----------------------------|---------------------------|-------------|------------|--------------|-------|
| CMT2219B-EQR <sup>[1]</sup> | CMT2219B, Ultra Low Power | OEN16 (2v2) | Tape& Reel | 1.8 to 3.6V, | 3,000 |
|                             | Sub-1GHz RF Receiver      | QFN16 (3x3) |            | -40 to 85℃   |       |

#### Note:

- [1]. "E" represents extended industrial grade. The temperature range is from -40 to +85.
  - "Q" represents QFN16 packaging.
  - "R" represents tape &reel packing. MOQ is 3000pcs.

For more information about product, please visitwww.cmostek.com.

For purchasing or price requirements, please contactsales@cmostek.com or local sales representative.

# 10. Packaging Information

CMT2219B packaging is QFN16 (3x3). The packaging information is as below.




Figure 21. 16-Pin QFN 3x3 packaging

Table 21. 16-Pin QFN 3x3 Packaging Size

|        | Size (mm) |      |  |
|--------|-----------|------|--|
| Symbol | Min.      | Max. |  |
| А      | 0.7       | 0.8  |  |
| A1     | _         | 0.05 |  |
| b      | 0.18      | 0.30 |  |
| С      | 0.18      | 0.25 |  |
| D      | 2.90      | 3.10 |  |
| D2     | 1.55      | 1.75 |  |
| е      | 0.50      | BSC  |  |
| E      | 2.90      | 3.10 |  |
| E2     | 1.55      | 1.75 |  |
| L      | 0.35      | 0.45 |  |

# 11. Top Marking




Figure 22. CMT2219B top marking

Table 22. CMT2219B top marking description

| Marking method | Laser   |
|----------------|---|
| Pin 1 mark     | Circle diameter = 0.3 mm  |
| Font size      | 0.5 mm, right aligned.  |
| Line 1 marking | 219B represents model CMT2219B  |
| Line 2 marking | ①②③④ represents the internal tracking coding  |
| Line 3 marking | Date code is assigned by assembly factory. Y represents the last digit of the year. WW represents working week. |

# 12. Document Change List

Table 23. DocumentChange List

| Rev. No.    | Chapter | Change Descriptions                           | Date       |
|-------------|---------|---|------------|
| Preliminary | All     | Preliminary version for internal verification | 2017-08-07 |
| 0.2         | 5       | Change some descriptions                      | 2017-08-15 |
| 0.3         | All     | Change some descriptions                      | 2017-08-18 |
| 0.4         | 3       | Added ROM list                                | 2017-09-04 |
| 0.5         | All     | Full update                                   | 2018-01-08 |
| 0.6         | All     | Change some descriptions                      | 2018-01-15 |

## 13. Contact Information

Wuxi CMOSTEK Microelectronics Co., Ltd. Shenzhen Branch

Room 203, Honghai Building, Qianhai Road, Nanshan District, Shenzhen, Guangdong, China

Zip Code: 518000

 Tel:
 +86 - 755 - 83235017

 Fax:
 +86 - 755 - 82761326

 Sales:
 sales@cmostek.com

 Technical support:
 support@cmostek.com

 Website:
 www.cmostek.com



The information furnished by CMOSTEK is believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies and specifications within this document are subject to change without notice. The material contained herein is the exclusive property of CMOSTEK and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of CMOSTEK. CMOSTEK products are not authorized for use as critical components in life support devices or systems without express written approval of CMOSTEK. The CMOSTEK logo is a registered trademark of CMOSTEK Microelectronics Co., Ltd. All other names are the property of their respective owners.