

DIGITALLY MANAGED PUSH-PULL ANALOG PWM CONTROLLERS

FEATURES

- For Digitally Managed Power Supplies Using μ Cs or the TMS320™ DSP Family
- Voltage or Peak Current Mode Control with Cycle-by-Cycle Current Limiting
- Clock input from Digital Controller to set Operating Frequency and Max Duty Cycle
- Analog PWM Comparator
- 2-MHz Switching Frequency
- 110-V Input Startup Circuit and Thermal Shutdown (UCD8620)
- Internal Programmable Slope Compensation
- 3.3-V, 10-mA Linear Regulator
- DSP/ μ C Compatible Inputs
- Dual 4-A TrueDrive™ High Current Drivers
- 10-ns Typical Rise and Fall Times with 2.2-nF
- 25-ns Input-to-Output Propagation Delay
- 25-ns Current Sense-to-Output Propagation Delay
- Programmable Current Limit Threshold
- Digital Output Current Limit Flag
- 4.5-V to 15.5-V Supply Voltage Range
- Rated from -40C to 105C

APPLICATIONS

- Digitally Managed Switch Mode Power Supplies
- Push-Pull, Half-Bridge, or Full-Bridge Converters
- Battery Chargers

DESCRIPTION

The UCD8220 analog pulse-width modulator device is used in digitally managed power supplies using a microcontroller or the TMS320™ DSP family.

UCD8220 is a double-ended PWM controller configured with push-pull drive logic.

Systems using the UCD8220 device close the PWM feedback loop with traditional analog methods, but the UCD8220 controller includes circuitry to interpret a time-domain digital pulse train. The pulse train contains the operating frequency and maximum duty cycle limit which are used to control the power supply operation. This eases implementation of a converter with high level control features without the added complexity or possible PWM resolution limitations of closing the control loop in the discrete time domain.




Figure 1. UCD8220 Typical Simplified Push-Pull Converter Application Schematic



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320, TrueDrive, PowerPAD are trademarks of Texas Instruments.
is a registered trademark of ~ Texas Instruments.

DESCRIPTION (continued)

The UCD8220 can be configured for either peak current mode or voltage mode control. It provides a programmable current limit function and a digital output current limit flag which can be monitored by the host controller to set the current limit operation. For fast switching speeds, the output stage uses the TrueDrive™ architecture, which delivers rated current of 4 A into the gate of a MOSFET. Finally it also includes a 3.3-V, 10-mA linear regulator to provide power to the digital controller or act as a reference in the system.

The UCD8220 controller is compatible with the standard 3.3-V I/O ports of UCD9K digital power controllers, DSPs, Microcontrollers, or ASICs and is offered in PowerPAD™ HTSSOP and QFN packages.

SIMPLIFIED APPLICATION DIAGRAMS





Figure 2. UCD8220 Typical Simplified Half-Bridge Converter Application Schematic



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


CONNECTION DIAGRAMS

HTSSOP PACKAGE (PWP –16)
UCD8220 (TOP VIEW)



NC – No internal connection

QFN PACKAGE (RSA–16)
UCD8220 (BOTTOM VIEW)



ORDERING INFORMATION

TEMPERATURE RANGE	110-V HV STARTUP CIRCUIT	PACKAGED DEVICES ⁽¹⁾⁽²⁾⁽³⁾		
		PowerPAD™ HTSSOP-16 (PWP)	QFN-16 (RSA) ⁽⁴⁾	QFN-20 (RGW)
-40C to 105C	No	UCD8220PWP	UCD8220RSA	-

- (1) HTSSOP-16 (PWP), QFN-16 (RSA), and QFN-20 (RGW) packages are available taped and reeled. Add R suffix to device type (e.g. UCD8220PWPR) to order quantities of 2,000 devices per reel for the PWP package and 1,000 devices per reel for the RSA and RGW packages.
- (2) These products are packaged in Pb-Free and Green lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255C to 260C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.
- (3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (4) Contact factory for availability of QFN packaging.

PACKAGING INFORMATION

PACKAGE	SUFFIX	θ_{JC} (°C/W)	θ_{JA} (°C/W)	POWER RATING T_A = 70°C, T_J = 125°C (mW)	RATING FACTOR ABOVE 70°C (mW/°C)
PowerPad™ MSSOP-16	PWP	2.07	37.47 ⁽¹⁾	1470	27
QFN-16	RSA	-	-	-	-
QFN-20	RGW	-	-	-	-

(1) PowerPad™ soldered to the PWB with TI recommended PWB as defined in TI's Application Report (TI Literature Number [SLMA002](#)) with OLFM.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

SYMBOL	PARAMETER		UCD8x20	UNIT
V_{DD}	Supply Voltage		16	V
I_{DD}	Supply Current	Quiescent	20	mA
		Switching, T_A = 25°C, T_J = 125°C, V_{DD} = 12 V	200	
V_O	Output Gate Drive Voltage	OUT	-1 to PVDD	V
$I_{O(sink)}$	Output Gate Drive Current	OUT	4.0	A
$I_{O(source)}$			-4.0	
	Analog Input	ISET, CS, CTRL, ILIM	-0.3 to 3.6	V
	Digital I/O's	CLK, CLF	-0.3 to 3.6	
	Power Dissipation	T_A = 25C (PWP-16 package)	2.67	W
		T_A = 25C (QFN-16 package)	-	
		T_A = 25C (QFN-20 package)	-	
T_J	Junction Operating Temperature	UCD8220	-55 to 150	C
T_{stg}	Storage Temperature		-65 to 150	
HBM	ESD Rating ⁽³⁾	Human body model	2000	V
CDM		Charged device model	500	
	Lead Temperature (Soldering, 10 sec)		300	C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND. Currents are positive into, negative out of the specified terminal.
- (3) Tested to JEDEC standard EIA/JESD22 - A114-B.

ELECTRICAL CHARACTERISTICS

$V_{DD} = 12\text{ V}$, 4.7-F capacitor from V_{DD} to AGND, 1 μF from PVDD to PGND, 0.22-F capacitor from 3V3 to AGND,
 $T_A = T_J = -40\text{C}$ to 105C , (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY SECTION					
Supply current, OFF	$V_{DD} = 4.2\text{ V}$		300	500	A
Supply current, ON	(UCD8220), outputs not switching, CLK = low	2		3	mA
LOW VOLTAGE UNDERVOLTAGE LOCKOUT (UCD8220 only)					
V_{DD} UVLO ON		4.25	4.5	4.75	V
V_{DD} UVLO OFF		4.05	4.25	4.45	
V_{DD} UVLO hysteresis		150	250	350	mV
REFERENCE / EXTERNAL BIAS SUPPLY					
3V3 initial set point	$T_A = 25\text{C}$, $I_{LOAD} = 0$	3.267	3.3	3.333	V
3V3 set point over temperature		3.234	3.3	3.366	
3V3 load regulation	$I_{LOAD} = 1\text{ mA}$ to 10 mA , $V_{DD} = 5\text{ V}$	-	1	6.6	mV
3V3 line regulation	$V_{DD} = 4.75\text{ V}$ to 12 V , $I_{LOAD} = 10\text{ mA}$	-	1	6.6	
Short circuit current	$V_{DD} = 4.75$ to 12 V	11	20	35	mA
3V3 OK threshold, ON	3.3 V rising	2.9	3.0	3.1	V
3V3 OK threshold, OFF	3.3 V falling	2.7	2.8	2.9	
CLOCK INPUT (CLK)					
HIGH, positive-going input threshold voltage (VIT+)		1.65	-	2.08	V
LOW negative-going input threshold voltage (VIT-)		1.16	-	1.5	
Input voltage hysteresis, (VIT+ - VIT-)		0.6	-	0.8	
Frequency	OUTx = 1 MHz	-	-	2	MHz
Minimum allowable off time ⁽¹⁾				20	ns
SLOPE COMPENSATION (ISET)					
ISET Voltage	V_{ISET} , 3V3 = 3.3 V, +/-2%	1.78	1.84	1.90	V
m, V_{SLOPE} (I-Mode)	$R_{ISET} = 6.19\text{ k}\Omega$ to AGND, CS = 0.25 V, CTRL = 2.5 V	1.48	2.12	2.76	V/s
	$R_{ISET} = 100\text{ k}\Omega$ to AGND, CS = 0.25 V, CTRL = 2.5 V	0.099	0.142	0.185	
	$R_{ISET} = 499\text{ k}\Omega$ to AGND, CS = 0.25 V, CTRL = 2.5 V	0.019	0.028	0.037	
m, V_{SLOPE} (V-Mode)	$R_{ISET} = 4.99\text{ k}\Omega$ to 3V3, CTRL = 2.5 V	1.44	2.06	2.68	
	$R_{ISET} = 100\text{ k}\Omega$ to 3V3, CTRL = 2.5 V	0.079	0.114	0.148	
	$R_{ISET} = 402\text{ k}\Omega$ to 3V3, CTRL = 2.5 V	0.019	0.027	0.035	
ISET resistor range	Current mode control; R_{ISET} connected to AGND	6.19		499	k Ω
ISET resistor range	Voltage mode control; R_{ISET} connected to 3V3	4.99		402	
ISET current range	Voltage mode control with Feed-Forward; R_{ISET} connected to VIN	3.7		300	μA
PWM					
PWM offset at CTRL input	3V3 = 3.3 V +/-2%	0.45	0.51	0.6	V
CTRL buffer gain ⁽¹⁾	Gain from CTRL to PWM comparator input		0.5		V/V
CURRENT LIMIT (ILIM)					
ILIM internal current limit threshold	ILIM = OPEN	0.466	0.5	0.536	V
ILIM maximum current limit threshold	ILIM = 3.3 V	0.975	1.025	1.075	V
ILIM current limit threshold	ILIM = 0.75 V	0.700	0.725	0.750	
ILIM minimum current limit threshold	ILIM = 0.25 V	0.21	0.23	0.25	V

(1) Ensured by design. Not 100% tested in production.

ELECTRICAL CHARACTERISTICS (continued)

$V_{DD} = 12\text{ V}$, 4.7-F capacitor from V_{DD} to AGND, 1 μF from PVDD to PGND, 0.22-F capacitor from 3V3 to AGND,
 $T_A = T_J = -40\text{C}$ to 105C , (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLF output high level	$CS > ILIM$, $I_{LOAD} = -7\text{ mA}$	2.64	-	-	V
CLF output low level	$CS \leq ILIM$, $I_{LOAD} = 7\text{ mA}$	-	-	0.66	V
Propagation delay from CLK to CLF	CLK rising to CLF falling after a current limit event	-	15	25	ns
CURRENT SENSE COMPARATOR					
Bias voltage	Includes CS comp offset	5	25	50	mV
Input bias current		-	-1	-	μA
Propagation delay from CS to OUTx	$ILIM = 0.5\text{ V}$, measured on OUTx, CS = threshold + 60 mV	-	25	40	ns
Propagation delay from CS to CLF	$ILIM = 0.5\text{ V}$, measured on CLF, CS = threshold + 60 mV	-	25	50	
CURRENT SENSE DISCHARGE TRANSISTOR					
Discharge resistance	CLK = low, resistance from CS to AGND	10	35	75	Ω
OUTPUT DRIVERS					
Source current ⁽²⁾	$V_{DD} = 12\text{ V}$, CLK = high, OUTx = 5 V	-	4	-	A
Sink current ⁽²⁾	$V_{DD} = 12\text{ V}$, CLK = low, OUTx = 5 V	-	4	-	
Source current ⁽²⁾	$V_{DD} = 4.75\text{ V}$, CLK = high, OUTx = 0	-	2	-	
Sink current ⁽²⁾	$V_{DD} = 4.75\text{ V}$, CLK = low, OUTx = 4.75 V	-	3	-	
Rise time, t_R	$C_{LOAD} = 2.2\text{ nF}$, $V_{DD} = 12\text{ V}$	-	10	20	ns
Fall time, t_F	$C_{LOAD} = 2.2\text{ nF}$, $V_{DD} = 12\text{ V}$	-	10	15	
Output with $V_{DD} < UVLO$	$V_{DD} = 1.0\text{ V}$, $I_{SINK} = 10\text{ mA}$	-	0.8	1.2	V
Propagation delay from CLK to OUTx	$C_{LOAD} = \text{open}$, $V_{DD} = 12\text{ V}$, CLK rising, t_{D1}	-	25	35	ns
	$C_{LOAD} = \text{open}$, $V_{DD} = 12\text{ V}$, CLK falling, t_{D2}	-	25	35	

(2) Ensured by design. Not 100% tested in production.




Figure 3. Timing Diagram

FUNCTIONAL BLOCK DIAGRAMS






Figure 4. UCD8220

TERMINAL FUNCTIONS

PIN NAME	PIN NUMBER		I/O	FUNCTION
	UCD8220			
	HTSSOP-16 (PWP)	QFN-16 (RSA)		
CLK	2	16	I	Clock. Input pulse train contains operating frequency and maximum duty cycle limit. This pin is a high impedance digital input capable of accepting 3.3-V logic level signals up to 2 MHz. There is an internal Schmitt trigger comparator which isolates the internal circuitry from any external noise.
CLF	7	5	O	Current limit flag. When the CS level is greater than the ILIM voltage minus 25 mV, the output driver is forced low and the current limit flag (CLF) is set high. The CLF signal is latched high until the device receives the next rising edge on the CLK pin. This signal is also used for the start-up handshaking between the Digital controller and the analog controller
ISET	4	2	I	Pin for programming the current used to set the amount of slope compensation in Peak-Current Mode control or to set the internal capacitor charging in voltage mode control.
3V3	3	1	O	Regulated 3.3-V rail. The onboard linear voltage regulator is capable of sourcing up to 10 mA of current. Place 0.22 μ F of ceramic capacitance from this pin to analog ground.
AGND	5	3	-	Analog ground return
ILIM	8	6	I	Current limit threshold set pin. The current limit threshold can be set to any value between 0.25 V and 1.0 V. The default value while open is 0.5 V.
CTRL	6	4	I	Input for the error feedback voltage from the external error amplifier. This input is multiplied by 0.5 and routed to the negative input of the PWM comparator
NC	1, 15, 16	7, 14, 15	-	No connection.
CS	9	8	I	Current sense pin. Fast current limit comparator connected to the CS pin is used to protect the power stage by implementing cycle-by-cycle current limiting.
PGND	10	9	-	Power ground return. This pin should be connected close to the source of the power MOSFET.
OUT2	11	10	O	The high-current TrueDrive™ driver output.
OUT1	12	11	O	The high-current TrueDrive™ driver output.

PIN NAME	PIN NUMBER		I/O	FUNCTION
	UCD8220			
	HTSSOP-16 (PWP)	QFN-16 (RSA)		
PVDD	13	12		Supply pin provides power for the output drivers. It is not connected internally to the VDD supply rail. The bypass capacitor for this pin should be returned to PGND.
VDD	14	13	I	Supply input pin to power the control circuitry. Bypass the pin with at least 4.7 μ F of capacitance, returned to AGND.
VIN	-	-	I	Input to the internal start-up circuitry rated to 110 V. This pin connects directly to the input power rail.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS (continued)




Figure 7.




Figure 8.




Figure 9.




Figure 10.

TYPICAL CHARACTERISTICS (continued)




Figure 11.




Figure 12.




Figure 13.




Figure 14.

TYPICAL CHARACTERISTICS (continued)




Figure 15.




Figure 16.




Figure 17.




Figure 18.

TYPICAL CHARACTERISTICS (continued)




Figure 19.




Figure 20.




Figure 21.






Figure 22.

TYPICAL CHARACTERISTICS (continued)




t - Time - 40 $\mu\text{s}/\text{div}$

Figure 23.




t - Time - 40 $\mu\text{s}/\text{div}$

Figure 24.



t - Time - 40 $\mu\text{s}/\text{div}$

Figure 25.



t - Time - 40 $\mu\text{s}/\text{div}$

Figure 26.

TYPICAL CHARACTERISTICS (continued)




Figure 27.




Figure 28.




Figure 29.

APPLICATION INFORMATION

Introduction

The UCD8220 is a digitally managed analog PWM controller configured with push-pull drive logic.

In systems using the UCD8220 device, the PWM feedback loop is closed using the traditional analog methods, but the UCD8220 includes circuitry to interpret a time-domain digital pulse train from a digital controller. The pulse train contains the operating frequency and maximum duty cycle limit and hence controls the power supply operation. This eases implementing a converter with high-level control features without the added complexity or digital PWM resolution limitations encountered when closing the voltage control loop in the discrete time domain.

The UCD8220 can be configured for either peak current mode or voltage mode control. It provides a programmable current limit function and a digital output current limit flag which can be monitored by the host controller. For fast switching speeds, the output stages use the TrueDrive™ output architecture, which delivers rated current of 4 A into the gate of a MOSFET during the Miller plateau region of the switching transition. Finally they also include a 3.3-V, 10-mA linear regulator to provide power for the digital controller.

The UCD8220 includes circuitry and features to ease implementing a converter that is managed by a microcontroller or a digital signal processor. Digitally managed power supplies provide software programmability and monitoring capability of a power supply's operation including:

- Switching frequency
- Synchronization
- D_{MAX}
- V x S clamp
- Input UVLO start/stop voltage
- Input OVP start/stop voltage
- Soft-start profile
- Current limit operation
- Shutdown
- Temperature shutdown

CLK Input Time-Domain Digital Pulse Train

While the loop is closed in the analog domain, the UCD8220 is managed by a time-domain digital pulse train from a digital controller. The pulse train, shown as CLK in [Figure 30](#), contains the operating frequency and maximum duty cycle limit and hence controls the power supply operation as listed above.

The pulse train uses a Texas Instruments communication protocol which is a proprietary communication system that provides handles for control of the power supply operation through software programming. The rising edge of the CLK signal represents the switching frequency. [Figure 30](#) depicts the operation of the UCD8220 in one of 5 modes. At the time when the internal signal *REF OK* is low, the UCD8220 is not ready to accept CLK inputs. Once the *REF OK* signal goes high, then the device is ready to process inputs. While the CLK input is low, the outputs are disabled and the CLK signal is used as an enable input. Once the Digital controller completes its initialization routine and verifies that all voltages are within their operating range, then it starts the soft-start procedure by slowly ramping up the duty cycle of the CLK signal, while maintaining the desired switching frequency. The CLK duty cycle continues to increase until it reaches steady-state where the analog control loop takes over and regulates the output voltage to the desired set point. During steady state, the duty cycle of the CLK pulse can be set using a volt second product calculation in order to protect the primary of the power transformer from saturation during transients.

When the power supply enters current limit, the outputs are quickly turned off, and the CLF signal is set high in order to notify the digital controller that the last power pulse was truncated because of an overcurrent event. The benefit of this technique is in the flexibility it offers.

The software is now in charge of the response to overcurrent events. In typical analog designs, the power supply response to overcurrent is hardwired in the silicon. With this method, the user can configure the response differently for different applications. For example, the software can be configured to latch-off the power supply in response the first overcurrent event, or to allow a fixed number of current limit events, so that the supply is capable of starting up into a capacitive load. The user can also configure the supply to enter into *hiccup* mode immediately or after a certain number of current limit events. As described later in this data sheet, the current limit threshold can be varied in time to create unique current limit profiles. For example, the current limit set point can be set high for a predefined number of cycles to blow a manual fuse, and can be reduced down to protect the system in the event of a faulty fuse.






Figure 30. UCD8220 Timing and Circuit Operation Diagram

Current Sensing and Protection


a) GPIO outputs



b) PWM output



c) Resistor divider



d) internal set point




Figure 31. ILIM Settings

Selecting the ISET Resistor for Voltage Mode Control




Figure 32. UCD8220 Configured in Voltage Mode Control with an Internal Timing Capacitor

When the ISET resistor is configured as shown in [Figure 32](#) with the ISET resistor connected between the ISET pin and the 3V3 pin, the device is set-up for voltage mode control. For purposes of voltage loop compensation the, voltage ramp is 1.4 V from the valley to the peak. See [Equation 1](#) for selecting the proper resistance for a desired clock frequency.

$$R_{ISET} = \frac{(3.3 - 1.85) \times 10^{12}}{11 \times 1.4 \times f_{clk} \times 9.4} \Omega \quad (1)$$

Where:

f_{clk} = Desired Clock Frequency in Hz.




Figure 33. ISET Resistance vs Clock Frequency

[Figure 33](#) shows the nominal value of resistance to use for a desired clock frequency. Note that for the UCD8220, which has two outputs controlled by Push-Pull logic, the output ripple frequency is equal to the clock frequency; and each output switches at half the clock frequency.

Selecting the ISET Resistor for Voltage Mode Control with Voltage Feed Forward




Figure 34. UCD8220 Configured in Voltage Mode Control with Voltage Feed Forward

When the ISET resistor is configured as shown in [Figure 34](#) with the ISET resistor connected between the ISET pin and the input voltage, VIN, the device is configured for voltage mode control with voltage feed forward. For the purposes of voltage loop compensation, the voltage ramp is $1.4 \times V_{in}/V_{in_max}$ Volts from the valley to the peak. See [Equation 2](#) for selecting the proper resistance for a desired clock frequency and input voltage range.

$$R_{ISET} = \frac{(V_{in_max} - 1.85) \times 10^{12}}{11 \times 1.4 \times f_{clk} \times 9.4} \Omega \quad (2)$$

Where:

f_{clk} = Desired Clock Frequency in Hz.

For a general discussion of the benefits of Voltage Mode Control with Voltage feed forward, see [Reference \[5\]](#).

TrueDrive™ consists of pull-up/pull-down circuits with bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. This hybrid output stage also allows efficient current sourcing at low supply voltages.

Source/Sink Capabilities During Miller Plateau

Large power MOSFETs present a large load to the control circuitry. Proper drive is required for efficient, reliable operation. The UCD8220 driver has been optimized to provide maximum drive to a power MOSFET during the Miller plateau region of the switching transition. This interval occurs while the drain voltage is swinging between the voltage levels dictated by the power topology, requiring the charging/discharging of the drain-gate capacitance with current supplied or removed by the driver device. See Reference [2].

Drive Current and Power Requirements

The UCD8220 contains drivers which can deliver high current into a MOSFET gate for a period of several hundred nanoseconds. High-peak current is required to turn on a MOSFET. Then, to turn off a MOSFET, the driver is required to sink a similar amount of current to ground. This repeats at the operating frequency of the power device.

Reference [2] discusses the current required to drive a power MOSFET and other capacitive-input switching devices.

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E = \frac{1}{2} \times CV^2 \quad (4)$$

where C is the load capacitor and V is the bias voltage feeding the driver.

There is an equal amount of energy transferred to ground when the capacitor is discharged. This leads to a power loss given by the following:

$$P = CV^2 \times f \quad (5)$$

where f is the switching frequency.

This power is dissipated in the resistive elements of the circuit. Thus, with no external resistor between the driver and gate, this power is dissipated inside the driver. Half of the total power is dissipated when the capacitor is charged, and the other half is dissipated when the capacitor is discharged.

With $V_{DD} = 12 \text{ V}$, $C_{LOAD} = 2.2 \text{ nF}$, and $f = 300 \text{ kHz}$, the power loss can be calculated as:

$$P = 2.2 \text{ nF} \times 12^2 \times 300 \text{ kHz} = 0.095 \text{ W} \quad (6)$$

With a 12-V supply, this would equate to a current of:

$$I = \frac{P}{V} = \frac{0.095 \text{ W}}{12 \text{ V}} = 7.9 \text{ mA} \quad (7)$$

Thermal Information

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a power driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCD8220 is available in PowerPAD™ TSSOP and QFN/DFN packages to cover a range of application requirements. Both have an exposed pad to enhance thermal conductivity from the semiconductor junction.

As illustrated in Reference [3], the PowerPAD™ packages offer a leadframe die pad that is exposed at the base of the package. This pad is soldered to the copper on the PC board (PCB) directly underneath the device package, reducing the θ_{JA} down to 37.47C/W. The PC board must be designed with thermal lands and thermal vias to complete the heat removal subsystem, as summarized in Reference [4].

Note that the PowerPAD™ is not directly connected to any leads of the package. However, it is electrically and thermally connected to the substrate which is the ground of the device. The PowerPAD™ should be connected to the quiet ground of the circuit.

Circuit Layout Recommendations

In a MOSFET driver operating at high frequency, it is critical to minimize stray inductance to minimize overshoot/undershoot and ringing. The low output impedance of the drivers produces waveforms with high di/dt. This tends to induce ringing in the parasitic inductances. It is advantageous to connect the driver device close to the MOSFETs. It is recommended that the PGND and the AGND pins be connected to the PowerPAD™ of the package with a thin trace. It is critical to ensure that the voltage potential between these two pins does not exceed 0.3 V. The use of schottky diodes on the outputs to PGND and PVDD is recommended when driving gate transformers. See Reference 4 for a description of proper pad layout for the PowerPad® package.

REFERENCES

1. Power Supply Seminar SEM-1600 Topic 6: A Practical Introduction to Digital Power Supply Control, by Laszlo Balogh, Texas Instruments Literature No. SLUP224
2. Power Supply Seminar SEM-1400 Topic 2: Design And Application Guide For High Speed MOSFET Gate Drive Circuits, by Laszlo Balogh, Texas Instruments Literature No. SLUP133.
3. Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002
4. Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004
5. Power Supply Seminar SEM-300 Topic 2, "Closing the Feedback Loop", by Lloyd Dixon Jr., Texas Instruments, (Literature Number SLUP068)
6. Application Note, "Practical Considerations in Current Mode Power Supplies", Texas Instruments Literature Number SLUA110.
7. U-97, Application Note, Modelling, Analysis and Compensation of the Current-Mode Converter, Texas Instruments Literature Number SLUA101.

RELATED PRODUCTS

PRODUCT	DESCRIPTION	FEATURES
UCD9501	Digital Power Controller for High Performance Multi-loop Applications	
MSP430F1232	Microcontroller	

REVISION HISTORY

DATE	REVISION	CHANGE DESCRIPTION
03/05	SLUS652	Initial release.
08/05	SLUS652A	Extensive changes throughout
09/05	SLUS652B	Extensive changes throughout

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCD8220PWP	ACTIVE	HTSSOP	PWP	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	UCD8220	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCD8220 :


- Automotive: [UCD8220-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


RSA (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD




4205141/D 06/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


PWP0016J



PACKAGE OUTLINE

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4223595/A 03/2017

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT


PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4223595/A 03/2017

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
8. Size of metal pad may vary due to creepage requirement.
9. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0016J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.75 X 3.97
0.125	2.46 X 3.55 (SHOWN)
0.15	2.25 X 3.24
0.175	2.08 X 3.00


4223595/A 03/2017

NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flat pack, No-leads (QFN) package configuration
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.