

HART[®]

Fieldbus Profibus

Training

Intrinsic Safety
Configuration Tools
Semiconductors

Custom Design

Fieldbus Communications Controller

FB3050 DataSheet



Asynchronous Bus (READY Methodology)

Features

- Built-in Manchester encoder/decoder
- Built-in two channel DMA controller
- Automatic polarity detection and correction
- Automatic receiver frame check sequence (FCS) detection
- Software controlled transmitter FCS generation
- Automatic message type and address recognition
- 31.25K and 1Mbit/sec. data rates
- Transmitter jabber inhibit circuitry
- Available in a 100-pin TQFP package
- Maskable multisource Interrupt Structures reduce software response times
- CMOS low power consumption and standby mode
- TIMERS available for data link layer timing
- Conforms to the ISA SP50 .02 1992 Part 2, Foundation Fieldbus Physical Layer Definition
- Compatible with all popular microprocessors and microcontrollers
- Compatible with Motorola and Intel buses

1

General Description

The FB3050 Fieldbus Interface and Controller conforms to the IEC 1158-2 standard, Fieldbus Physical Layer Definition. It provides a high level Master or Slave Fieldbus interface with both embedded and host microprocessors.

The FB3050 contains Manchester data encoders and decoders on chip and uses a medium interface plus external filters to connect to a Fieldbus system. It automatically detects and corrects polarity reversals on improperly wired connections. The Controller automatically checks the Frame Check Sequence (FCS) for received data packets and generates them for transmitted data packets when enabled by a software control command. Frame status is available by reading the internal status registers. A Jabber Inhibit function helps assure a transmitter does not disable the communications network by transmitting beyond a specified time.

An on-chip two channel Direct Memory Access (DMA) circuit is incorporated for high throughput. Once the DMA is configured, data blocks (frames, buffers) can be sent and received to and from the system memory without significant byte transfer overhead. When interfacing with Intel or generic type processors the DMA uses the READY signal to force the microprocessor into wait status until the DMA access cycle has finished.

Complete control and status information is available through internal registers. These registers are easily read or written to configure and operate the FB3050 Controller. To facilitate interfacing with various host controllers, two clock sources are used; one for system synchronization and a second for data rate control.

To reduce software overhead, the FB3050 Controller provides detection of the Frame Control character. Depending on the value received, an equality test for 8 bit, 16 bit or 32 bit addresses is made by comparing the received address with a table of addresses contained in memory. The search for a match is automatic. An interrupt is generated when a match occurs. Only one address loads into an internal register for an 8 bit compare. Address fields in memory support a variable number of 16 bit and 32 bit addresses. Frame Control message types that do not require address recognition are also detected and can generate an interrupt.

The FB3050 has a flexible interrupt structure. A single interrupt will cause the host to read internal status registers to determine the source. All interrupt sources are maskable and identifiable. An interrupt is generated by a number of conditions or by any of the controllers' three timers. The Timer Module provides octet, 1/32 millisecond and millisecond timing references. All of these conditions are also maskable.

2

Pin Configuration




Figure 1 - Pin Configuration

The FB3050's pins are divided into four major groups: Memory Interface, Microprocessor Interface, Fieldbus Interface, and Clocks & Timing Interface.

Clock Timing Pins

PIN NAME	FUNCTION	REMARKS
PI_CLOCK	System clock that synchronizes operations to the host microprocessor.	Provided by the host microprocessor clock and applied to the FB3050 for all memory operations.
PI_NETCLOCK	Clock used for Fieldbus data bit rate and timer interval.	Should always be a multiple of PI_CLOCK
PO_CLK125	A 125 KHz general purpose clock signal. Can be used for any external general purpose function.	Internally generated.
PI_EDGE	Controls the edge of the FB3050's operating system clock.	When high the FB3050 operates on the rising edge. When low the FB3050 operates on the falling edge. Should be configured to match the CPU active edge operation.

Table 1 - Clock Timing Pins

Microprocessor Interface Pins

PIN NAME	FUNCTION	REMARKS
PI_ADDR[15:0]	Controller address bus from the microprocessor to the FB3050.	When using a multiplexed address bus, the PI_ADDR[7:0] pins should be connected to GND.
PB_CDATA[7:0]	Controller data bus from the microprocessor to the FB3050.	
PI_CSMEM_I	An active low signal enabling the addressing low 32Kbytes of memory through the FB3050.	
PI_CSREG_I	An active low signal used to enable the location of the internal registers.	
PI_RESET_I	An active low signal that forces the FB3050 into an initialized state.	Originates from a reset chain controlled by the microprocessor or can be generated by a resistor-capacitor circuit. Signal should be equal to or greater than 200 nsec.
WR/	WRITE control signal from the microprocessor.	
RD/	READ control signal from the microprocessor.	
PI_CAS	Address strobe signal from the microprocessor when the memory address is multiplexed from the data bus.	This signal should be held at VCC when not in the multiplexed address mode.
PI_MUXON	Selects the multiplexed address mode when high.	
PI_MODE	Defines the type of microprocessor interfaced to the FB3050.	High for an asynchronous bus microprocessor (Intel or generic).
PO_READY	Used with a microprocessor that can be put into an open collector output.	Synchronizes the DMA cycle with the computer memory access, or speed matches a fast microprocessor with the FB3050.
PI_INT_I	An active low signal that receives an interrupt from an external device.	If not used connect to high.
PO_INT_I	An active low signal that indicates an enabled interrupt source.	

Table 2 - Microprocessor Interface Pins

Fieldbus Interface Pins

PIN NAME	FUNCTION	REMARKS
PI_PHPDU	Fieldbus receive data signal.	This signal provides digital data in Fieldbus Manchester format from the media interface.
PO_PHPDU	The transmit data signal. Tri-State when idle.	Data is Fieldbus Manchester encoded and will be conditioned by the media interface.
PO_TACT	An active high signal indicates that the transmitter is active.	Enables external drivers depending upon the media interface.
PO_SOH	An active high signal from the FB3050 indicating a valid "start of header" has been received by the FB3050.	Also can be determined by reading the internal interrupt status register.
PO_EOH	An active high signal from the FB3050 indicating a valid "end of header" has been received by the FB3050.	Also can be determined by reading the internal interrupt status register.
PO_TDRE	An active high signal from the FB3050 indicates that the transmit data register is empty and a Fieldbus data byte can be transmitted.	Also can be determined by reading the internal interrupt status register.
PO_RDRF	An active high signal from the FB3050 indicates that the receive data register is full and can be transferred.	Also can be determined by reading the internal interrupt status register.
PO_SYN	An active high signal from the FB3050 indicates that the receiver is active and that data is incoming.	Also can be determined by reading the internal status registers.

Table 3 - Fieldbus Interface Pins

Memory Interface Pins

PIN NAME	FUNCTION	REMARKS
PO_MADDR[15:0]	The 16-bit memory address bus.	
PB_MDATA[7:0]	The Bi-Directional memory data bus.	
PO_MOE	An active low signal enabling the output of data from memory.	
PO_MWR	An active low signal enabling writing data into memory.	
PO_XADDR[7:0]	An extended address bus used to expand the amount of addressable external memory	See FB3050 Application Note for more details.
PO_MRAM_I	Active low signal used as a RAM chip select (0x0000-0x7FFF).	See below for more details.
PO_MROM_I	Active low signal used as a ROM chip select (0x8000-0xFFFF).	See below for more details.
PO_MCSC	An active high signal used for memory mapped I/O control.	Active over 0xBC00-0xBCFF when CSPOS=1 or 0x0C00-0x0CFF when CSPOS=0, with XADDR=0x00.
PO_MCSD_I	An active low signal used for memory mapped I/O control.	Active over 0xBD00-0xBDFF when CSPOS=1 or 0x0D00-0x0DFF when CSPOS=0, with XADDR=0x00.
PO_MCSE_I	An active low signal used for memory mapped I/O control.	Active over 0xBE00-0xBEFF when CSPOS=1 or 0x0E00-0x0EFF when CSPOS=0, with XADDR=0x00.
PO_MCSF_I	An active low signal used for memory mapped I/O control.	Active over 0xBF00-0xBFFF when CSPOS=1 or 0x0F00-0x0FFF when CSPOS=0, with XADDR=0x00.

Table 4 - Memory Interface Pins

PO MRAM I:

If CSPOS=0, then 0x0C00-0x0FFF will not activate PO_MRAM_I because the memory mapped I/O chip select pins are mapped to this space instead, however all other addresses in the range 0x0000-0x1FFF will activate PO_MRAM_I and set XADDR equal to 0x00. If CSPOS=1, then the address range 0x0000-0x1FFF will activate PO_MRAM_I and XADDR will equal 0x00. When in the address range 0x2000-0x3FFF, PO_MRAM_I is active and XADDR will equal 0x01. When the address ranges from 0x4000-0x5FFF for RAMSeg_A or from 0x6000-0x7FFF for RAMSeg_B, PO_MRAM_I is active and the XADDR address will be equal to the corresponding RAMSeg page address.

PO MROM I:

If CSPOS=1, then 0xBC00-0xBFFF will not activate PO_MROM_I because the memory mapped I/O chip select pins are mapped to this space instead, however all other addresses in the range 0x8000-0xBFFF will activate PO_MROM_I and set XADDR to the page value in ROMSeg. If CSPOS=0, then 0x8000-0xBFFF will activate PO_MROM_I and XADDR will equal the ROMSeg page address. Then in the address range 0xC000-0xFFFF, PO_MROM_I is active and XADDR will equal 0x00.

Pin Summary

PIN#	NAME	TYPE	PIN#	NAME	TYPE
1	GND	Power	26	GND	Power
2	PO_SOH	Output	27	PB_MDATA_6	Bi-Directional
3	PO_MADDR_9	Output	28	PB_MDATA_7	Bi-Directional
4	PO_MADDR_8	Output	29	PI_PHPDU	Input
5	PO_MADDR_7	Output	30	PO_TACT	Output
6	PO_MADDR_6	Output	31	PO_PHPDU	Output
7	PO_MADDR_5	Output	32	PO_MCSC	Not Used
8	PO_MADDR_4	Output	33	PO_MCSD_I	Not Used
9	PO_MADDR_3	Output	34	PO_MCSE_I	Not Used
10	PO_MADDR_2	Output	35	PO_MCSF_I	Not Used
11	PO_EOH	Output	36	PI_CSREG_I	Input
12	VCC	Power	37	PI_CSMEM_I	Input
13	GND	Power	38	PI_MODE	Input
14	PO_SYN	Output	39	PO_MOE	Output
15	PO_MADDR_1	Output	40	PO_MROM_I	Not Used
16	PO_MADDR_0	Output	41	PO_MRAM_I	Output
17	PB_MDATA_0	Bi-Directional	42	PO_MWR	Output
18	PB_MDATA_1	Bi-Directional	43	PI_INT_I	Input
19	PB_MDATA_2	Bi-Directional	44	PI_MUX_ON	Input
20	PB_MDATA_3	Bi-Directional	45	PI_EDGE	Input
21	PB_MDATA_4	Bi-Directional	46	PO_CLK125	Output
22	PB_MDATA_5	Bi-Directional	47	N/C	N/C
23	PO_TDRE	Output	48	GND	Power
24	PO_RDRF	Output	49	PI_NETCLOCK	Input
25	VCC	Power	50	VCC	Power

Table 5a - Pin Summary

Pin Summary

PIN#	NAME	TYPE	PIN#	NAME	TYPE
51	GND	Power	76	GND	Power
52	PO_READY	Output	77	PO_XADDR_0	Output
53	PO_INT_I	Output	78	PO_XADDR_1	Output
54	PI_RESET_I	Input	79	PO_XADDR_2	Output
55	PI_ADDR_15	Input	80	PO_XADDR_3	Output
56	PB_CDATA_7	Bi-Directional	81	PO_XADDR_4	Output
57	PI_ADDR_14	Input	82	PO_XADDR_5	Output
58	PB_CDATA_6	Bi-Directional	83	PO_XADDR_6	Output
59	PI_ADDR_13	Input	84	PO_XADDR_7	Output
60	PB_CDATA_5	Bi-Directional	85	PI_ADDR_0	Input
61	PI_ADDR_12	Input	86	PI_ADDR_1	Input
62	PB_CDATA_4	Bi-Directional	87	PI_ADDR_2	Input
63	PI_ADDR_11	Input	88	GND	Power
64	PB_CDATA_3	Bi-Directional	89	PI_ADDR_3	Input
65	PI_ADDR_10	Input	90	PI_ADDR_4	Input
66	PB_CDATA_2	Bi-Directional	91	PI_ADDR_5	Input
67	PI_ADDR_9	Input	92	PI_ADDR_6	Input
68	PB_CDATA_1	Bi-Directional	93	PI_ADDR_7	Input
69	PI_ADDR_8	Input	94	PO_MADDR_15	Output
70	PB_CDATA_0	Bi-Directional	95	PO_MADDR_14	Output
71	PI_CLOCK	Input	96	PO_MADDR_13	Output
72	WR/	Input	97	PO_MADDR_12	Output
73	RD/	Input	98	PO_MADDR_11	Output
74	PI_CAS	Input	99	PO_MADDR_10	Output
75	VCC	Power	100	VCC	Power

Table 5b - Pin Summary

Memory Mapping

The CPU can access up to 32KB of RAM and 32KB of ROM via the PO_MRAM_I and PO_MROM_I pins respectively. To access more than 64KB of memory, the extended addressing of the FB3050 can be used or additional flash and SRAM can be connected directly to the CPU without passing through the FB3050.

Whenever PI_CSREG_I is driven active low, the internal registers of the FB3050 will appear every 8KB over the entire address space. This can be seen in Figure 2, Diagram C below. In addition, the memory spaces that correspond to the FB3050 chip selects are also mapped to the internal registers of the FB3050. In this way, for CPU's that do not include chip selects, one of the FB3050 chip selects can be tied directly to PI_CSREG_I to access the FB3050 internal registers. For CPU's that include chip selects, the FB3050 internal registers can be mapped to any 8KB address space. The CSPOS bit of FB_CNTRL_0 determines the address location of the FB3050 chip selects. The effects of CSPOS can be seen in Diagrams A and B below. For more information on memory interfacing, extended addressing and chip selects, please refer to the *FB3050 Application Note*.




Figure 2 - Pin Configuration

Interface To General CPU

A host bus for code and/or data can be used with the FB3050 when interfaced to a general CPU. A separate SRAM should be used when working with frames used to perform functions such as storing received frames, reading frames to be transmitted, and looking for an address match in address tables. The ready signal can be used to extend the memory access when interfacing with a CPU if that CPU provides this function.

The FB3050 can be interfaced using two different methods, multiplexed and non-multiplexed. A generic multiplexed environment can be seen in Figure 3, while a non-multiplexed environment can be seen in Figure 4. Refer to the FB3050 Application Notes for more information on CPU and memory interfacing.




Figure 3 - Multiplexed CPU Interface

Interface To A General Asynchronous Microcontroller

Figure 3 shows an interface with a general asynchronous microcontroller accessing up to 32 KBytes of SRAM. Additional memory can be added to the system.

The PO_READY pin is used for memory timing requirements when using the FB3050 in the DMA mode.

Otherwise, the interruption request can be used via PO_INT_I.

An active low RESET pulse can be configured as a self standing power-up RESET. The RESET pulse should be 200 ns or greater in duration to assure a valid RESET that is asynchronous.




Figure 4 - Asynchronous Microcontroller Interface




Figure 5 - FB3050 Internal Block Diagran

System I/O Control Module

The System I/O Control Module controls the data flow between microprocessor memory and Fieldbus memory. The CPU data (PB_CDATA) signal and other signals flow from and to the memory and internal registers (see Figure 5). These pins define which FB3050 actions are requested by the CPU. For example, when PI_CSMEM_I is activated, the System I/O Control

Module signals the DMA Module for the CPU to access memory. Following RD/ and WR/, the proper action will be taken and both PO_MOE or PO_MWR and PO_MRAM_I will be set.




Figure 6 - Fieldbus I/O Control Module

DMA Module

The DMA Module receives control signals from the CPU and from other internal modules. The PI_MODE signal tells the DMA what type of CPU is being used. In this mode the RD/ signal does not affect the behavior of the DMA Module. Following the PI_MODE and internal signals that come from the I/O

Modules PO_READY signals the CPU, putting it in a "wait state" until the DMA finishes memory access. This "wait state" is required to synchronize memory timing requirements with faster CPUs.




Figure 7 - DMA Module

Timer Module

The Timer Module controls the generation of the internal clocks as well as an external 125 KHz clock for general purposes. The PI_EDGE pin is set for the system to use either a clock's rising or falling edge. The PI_EDGE pin also

receives two clock signals, PI_CLOCK for system clock synchronization and PI_NETCLOCK for Fieldbus network timing.




Figure 8 - Timer Module

Baud Rate and Clock Generator Module

The Baud Rate and Clock Generator Module is part of the Timer Module. It selects one of the clock sources and internal clock configurations based on the FB_CNTRL_2 work register.




Figure 9 - Baud Rate and Clock Generator Module

Fieldbus Address Recognition Module

The Fieldbus Address Recognition Module controls the addressing tasks between the CPU, memory and Fieldbus devices by receiving or sending information to or from the I/O Modules (See page 38).




Figure 10 - Fieldbus Address Recognition Module

Fieldbus I/O Control Module

The Fieldbus I/O Control Module controls the data flow between the Fieldbus environment and the system. The DMA and the System I/O send control signals initiating this module to either receive or transmit information.

This module also checks work registers FB_CTRL_0 and FB_CTRL_1 to enable features like transmission/reception using the DMA Mode or the Interruption Request process.




Figure 11 - Fieldbus I/O Control Module

Work Registers Module

The Work Registers Module includes the work registers used by the internal modules (DMA, Timers, Address, etc.). Each of these blocks represent the special purpose register sets comprised

of multiple registers (See Internal Register section).




Figure 12 - Work Registers Module

Interrupt Register Module

Whenever an interruption request occurs from the Fieldbus I/O, Address and Timer Modules, The ISR_0, ISR_1 and ISR_2 signal. The ISR_MSTR captures the interrupt signal coming from these three interrupt registers plus an external interrupt request signal

(PI_INT_I) and signals an interruption request via PO_INT_I. The IMS_0, IMS_1 and IMS_2 are mask registers used to set and clear the proper bits at the correct interrupt register.

ISR 3 and IMS 3 are not used.




Figure 13 - Interrupt Register Module

Internal Register Operation

When the chip-select is active the FB3050 Controller provides direct access for reading or writing to its internal registers by addressing the desired register with the least significant six bits of the computer address. The range is XX00H to XX2FH.

ADDRESS	REGISTER NAME	ACCESS MODE	ADDRESS	REGISTER NAME	ACCESS MODE
XX00	RCV_REG	READ	XX17	Match_Vector_Lo	READ
XX00	TRM_REG	WRITE	XX17	ADR_TableNS_Lo	WRITE
XX01	FB_CNTRL_0	R/W	XX18	Frame_Code	READ
XX02	FB_CNTRL_1	R/W	XX18	ADR_TablHLNS_Hi	WRITE
XX03	ISR_MSTR	READ	XX19	Frame_Control	READ
XX03	FB_CNTRL_2	WRITE	XX19	ADR_TablHLNS_Lo	WRITE
XX04	ISR_0 / CLR_ISR_0	R/W-CLR	XX1A	ADR_TableSeg	R/W
XX05	ISR_1 / CLR_ISR_1	R/W-CLR	XX1B	NODE_ID	R/W
XX06	ISR_2 / CLR_ISR_2	R/W-CLR	XX1C	STATUS_0	READ
XX07	ISR_3 / CLR_ISR_3	R/W-CLR	XX1D	STATUS_1	READ
XX08	IMS_0	R/W	XX1E	STATUS_2	READ
XX09	IMS_1	R/W	XX1F	RAMSeg_A	R/W
XX0A	IMS_2	R/W	XX20	1/32_COUNT_Hi	READ
XX0B	IMS_3	R/W	XX20	1/32_COMP_Hi	WRITE
XX0C	TRM_ByteCnt_Hi	R/W	XX21	1/32_COUNT_Lo	READ
XX0D	TRM_ByteCnt_Lo	R/W	XX21	1/32_COMP_Lo	WRITE
XX0E	TRM_BufferPtr_Hi	R/W	XX22	1MS_COUNT_Hi	READ
XX0F	TRM_BufferPtr_Lo	R/W	XX22	1MS_COMP_Hi	WRITE
XX10	TRM_BufferSeg	R/W	XX23	1MS_COUNT_Lo	READ
XX11	RAMSeg_B	R/W	XX23	1MS_COMP_Lo	WRITE
XX12	RCV_BufferPtr_Hi	R/W	XX24	OCT_COUNT_Hi	READ
XX13	RCV_BufferPtr_Lo	R/W	XX24	OCT_COMP_Hi	WRITE
XX14	RCV_BufferSeg	R/W	XX25	OCT_COUNT_Lo	READ
XX15	ROMSeg	R/W	XX25	OCT_COMP_Lo	WRITE
XX16	Match_Vector_Hi	READ			
XX16	ADR_TableNS_Hi	WRITE			

Table 6 - Internal Work Registers

Internal Registers

Note: Bits with a value of 0 are not used and should be disregarded.

Receiver Holding Register - RCV_REG

The Receiver Holding Register stores incoming data from the Fieldbus and presents it to the host microprocessor. When a read at address 00 occurs, the contents of the Receive Holding Register are presented to the data bus for the host microprocessor to read. To avoid receiver overrun or framing errors the status of the RDRF flag should be checked either externally to the FB3050 Controller or by reading Interrupt Status Register 0 (address 04). When in the DMA mode this process occurs automatically and data is written to a preassigned area in memory.

Transmit Holding Register - TRM REG

The Transmit Holding Register is written to by the host microprocessor when it is transmitting to the Fieldbus. When a write at address 00 occurs data on the data bus is transferred to the internal Transmit Holding Register. To avoid transmitter overrun and ensure that the transmitter is ready for a byte of data the status of the TDRE flag should be checked either externally to the FB3050 or by reading Interrupt Status Register 0 (address 04). When in the DMA mode, this process occurs automatically and data is read from a pre-assigned area in memory.

Control Registers

FB Control Reg 0 - FB_CNTRL_0

The FB CONTROL REG 0 is a command register. It has the following command structure and can be read or written.

	7	6	5	4	3	2	1	0
	CSPOS	0	RDE	FDM	TDE	TFCE	PSE1	PSE0
RESET	0	0	0	0	0	0	0	0

CSPOS - Base Address Position

Must have the logic value "1" for asynchronous mode operation.

RDE -Receive Data Enable

Enables the Fieldbus receive data mode.

FDM - Full/Half Duplex Mode

Enables the full duplex data mode when high and half duplex mode when low.

TDE - Transmit Data Enable

Enables the Fieldbus transmit data mode.

TFCE - Transmit Frame Check Enable

Enables the transmit frame check mode.

PSE1-PSE0 - Preambles Sequence Enable

Enables preamble states (see table 7).

PSE1	PSE0	PREAMBLE
0	0	1 Byte Preamble
0	1	2 Byte Preamble
1	0	3 Byte Preamble
1	1	4 Byte Preamble

Table 7 - Preamble Logic

Fieldbus Control Reg 1 - FB_CNTRL_1

The FB CONTROL REG 1 is a command register that can be read or written to. It has the following command structure:

_	7	6	5	4	3	2	1	0
	0	0	0	WAIT1	WAIT0	DTE	DRE	ARME
RESET	0	0	0	0	0	0	0	0

WAIT1-WAIT0 - DMA Wait States Selects

Used to define the wait count during a DMA or an Intel type microprocessor access (see table 8).

DTE -DMA Transmit EnableUsed to enable the transmit DMA.

DRE - DMA Receive EnableUsed to enable the receive DMA.

ARME - Address Recognition Mode Enable

Used to enable the address recognition mode.

<u>Wait</u> 1	<u>Wait 0</u>	<u>Function</u>
0	0	1 Cycle Wait Count
0	1	2 Cycle Wait Count
1	0	3 Cycle Wait Count
1	1	4 Cycle Wait Count

Table 8 - Wait Count Logic

Fieldbus Control Reg 2 - FB_CNTRL_2

The CONTROL REG 2 is a command register that can only be written to. It has the following command structure:

	7	6	5	4	3	2	1	0
	CLKSEL	MD1	MD0	BR4	BR3	BR2	BR1	BR0
RESET	0	0	0	0	0	0	0	0

CLKSEL - Clock Source Selects

When low, the clock source selected is PI_CLOCK, when high, the clock source selected is PI_NETCLOCK.

MD1-MD0 - Clock Mode Selects
Define the clock mode.

BR4-BR0 - Baud Rate Selects

These bits represent a divide factor for Baud Rate. With a 16Mhz clock source "00000" is used for 1Mbit operation and "11111" is used for 31.25 Kbit operation. For an 8Mhz clock source "01111" is used for 31.25 Kbit operation.

These bits represent a divider function. With other network clock frequencies this divide function may be different than the above example. The divide factor will always be BR+1.

<u>MD1</u>	<u>MD0</u>	<u>Function</u>
0	0	Disable clock source
0	1	Mode H1 @ 31.25 Kbps.
1	0	Mode H2 @ 1.0 Mbps.

Table 9 - Count Mode Logic

Interrupt Registers

Interrupt Status Master Reg - ISR MSTR

Indicates the source of the interrupt.

	7	6	5	4	3	2	1	0
	EIF	0	0	0	0	TISF	AISF	CISF
RESET	0	0	0	0	0	0	0	0

EIF - External Interrupt Flag

Indicates an external interrupt.

TISF - Timer Interrupt Source Flag

When active high indicates that the source of the interrupt is one of the six timer interrupts.

AISF - Address Interrupt Source Flag

When active high indicates that the source of the interrupt is one of the four address lookup interrupts.

CISF - Communication Interrupt Source Flag

When active high indicates that the source of the interrupt is from one of the eight communication interrupts.

Interrupt Status REG 0 - ISR 0 / CLR ISR 0

This register is a latched value of the communication status signals that have occurred within the FB3050. Writing a logic "1" to any bit in this register will clear its associated contents and remove the interrupt.

	7	6	5	4	3	2	1	0
	RDRF	RAF	RSDF	REF	REDF	RIF	TIF	TDRE
RESET	0	0	0	0	0	0	0	0

RDRF - Receive Data Register Full

Active when a data byte has been accumulated.

RAF - Receive Activity Flag

Active high when Fieldbus data is detected.

RSDF - Receive Start Delimiter Flag

Active high when the Start of Header is detected.

REF - Receive Error Flag

Active high when a receive byte overflow occurs.

REDF - Receiver End Delimiter Flag

Active high when an End of Header is detected.

RIF - Receiver Idle Flag

Active high when a receive message ends.

TIF - Transmit Idle Flag

Active high at the end of a transmission.

TDRE - Transmit Data Register Empty

Active high when the transmitter requests a data byte.

INTERRUPT STATUS REG 1 - ISR_1/CLR_ISR_1

This register is a latched value of the ADDRESS COMPARE status signals that have occurred within the FB3050. Writing a logic "1" to any bit in this register will clear its associated contents and remove the interrupt.

	7	6	5	4	3	2	1	0
	0	0	0	0	FCF	EOTF	AMDF	BMDF
RESET	0	0	0	0	0	0	0	0

FCF - Frame Control Flag

Active high when the Frame Control code is detected.

EOTF - End Of Table Flag

Active high when the end of the address match field is detected.

Active high when an address match is detected.

BMDF - Broadcast Message Detection Flag

Active high when a Broadcast message is detected. (MODE 0)

AMDF - Address Match Detection Flag

INTERRUPT STATUS REG 2 - ISR 2/CLR ISR 2

This register is a latched value of the TIMER status signals that have occurred within the FB3050. Writing a logic "1" to any bit in this register will clear its associated contents and remove the interrupt.

_	7	6	5	4	3	2	1	0
	0	0	OCF	OOF	ICF	ICOF	1/32CF	1/32OF
RESET	0	0	0	0	0	0	0	0

OCF - Octet Counter Flag

Active high when an Octet count comparison is detected.

OOF - Octet Overflow Flag

Active high when the Octet count wraps around to a zero value.

1CF - 1 ms Counter Flag

Active high when the 1 ms count comparison is detected.

1COF - 1 ms Counter Overflow Flag Active high when the 1 ms count wraps around to a zero value.

1/32CF - 1/32 ms Counter Flag

Active high when the 1/32 ms count comparison is detected.

1/32OF - 1/32 ms Overflow Flag

Active high when the 1/32 ms count wraps around to a zero value.

INTERRUPT STATUS REGISTER 3

RESERVED

Interrupt Masks

INTERRUPT MASK REG 0

This mask register can be written or read. A logic 1 enables the corresponding interrupt while a logic 0 disables it. When an interrupt source occurs and is enabled, an interrupt to the host microprocessor is generated by the PO_INT_I pin of the FB3050. The bit definitions are the same as Interrupt Status Reg 0 (see page 27).

INTERRUPT MASK REG 1

This mask register can be written or read. A logic 1 enables the corresponding interrupt while a logic 0 disables it. When an interrupt source occurs and is enabled, an interrupt to the host microprocessor is generated by the PO_INT_I pin of the FB3050. The bit definitions are the same as Interrupt Status Reg 1.

INTERRUPT MASK REG 2

This mask register can be written or read. A logic 1 enables the corresponding interrupt while a logic 0 disables it. When an interrupt source occurs and is enabled, an interrupt to the host microprocessor is generated by the PO_INT_I pin of the FB3050. The bit definitions are the same as Interrupt Status Reg 1.

INTERRUPT MASK REG 3 Reserved.

Memory Registers

ROMSeg

This register will contain the ROM memory segment (page) location. When the memory region 0x8000-0xBFFF is accessed, this register provides a means for defining a new code segment in memory by paging to a new segment. Its contents will affect the PO XADDR[7:0] signals. For more information refer to the FB3050 Application Note.

RAMSea A

This register will contain the RAM memory segment (page) location A. When the memory region 0x4000-0x5FFF is accessed, this register provides a means for defining a data segment in memory by paging to a new segment. Its contents will affect the PO_XADDR[7:0] signals. For more information refer to the FB3050 Application Note.

RAMSeg_B

This register will contain the RAM memory segment (page) location B. When the memory region 0x6000-0x7FFF is accessed, this register provides a means for defining a data segment in memory by paging to a new segment. Its contents will affect the PO_XADDR[7:0] signals. For more information refer to the *FB3050 Application Note*.

DMA Operation Registers

TRANSMIT

When the Transmit DMA bit is set in Control Register 1, a number of parameters must also be loaded:

TRM_ByteCnt_Hi - High byte of the transmit data count. **TRM_ByteCnt_Lo** - Low byte of the transmit data count. **TRM_BufferPtr_Hi** - High byte of the Transmit Buffer data address. **TRM_BufferPtr_Lo** - Low byte of the Transmit Buffer data address. **TRM_BufferSeg** - Transmit buffer memory segment (page) location.

The transmit operation is initiated by performing a write register 00 after all transmit parameter registers have been loaded and the DTE bit is set in the FB Control Register 1. This action sets the TDRE signal high and initiates the Transmit DMA operation. The TDRE requests a DMA cycle and then goes low. When the first data character pointed to by the Transmit Buffer Pointer Registers and the Transmit Buffer Segment Register is transmitted, the TDRE signal will be set to request the next DMA cycle. Each time the TDRE is processed, the Transmit Byte Count Register is decremented. The operation continues until the Transmit Byte Count reaches zero. The Frame Check and End Delimiter are then transmitted and the transmission ends. Interrupts can be processed to indicate the end of transmit. The Maximum byte count value is 511.

RECEIVE

Before the Receive DMA bit is set in Control Register 1, a number of receive register parameters must be loaded.

RCV_BufferPtr_Hi - Contains the high byte of the Receive Buffer data address. **RCV_BufferPtr_Lo** - Contains the low byte of the Receive Buffer data address. **RCV_BufferSeg** - Receive buffer memory segment (page) location.

After all receive parameter registers have been loaded and the DRE bit is set in Control Register 1, the receive circuitry will monitor incoming data until the RDRF signal is set indicating that a data byte has been received. The RDRF signal will bid for a DMA cycle and when it is complete and the byte has been written into memory, the RDRF signal is reset. Each time a data byte has been received and the RDRF signal is set a DMA cycle will occur and the Receive Buffer memory address will increment. This operation will continue until the End Delimiter byte is detected. Interrupts can be processed to indicate the end of a receive message and its status. The RCV_BUFFER PTR registers can be read to find the end of message memory data address that will be one memory location higher then the end of the message.

Address Recognition Registers

Address recognition is enabled by setting the address recognition mode enable bit in FB_CNTRL_1. However, a number of register parameters must be loaded before a message is received.

ADR TableNS Hi

Contains the high byte of the Address Recognition NS table data address.

ADR TableNS Lo

Contains the low byte of the Address Recognition NS table data address.

ADR TableHLNS Hi

Contains the high byte of the Address Recognition HLNS table data address.

ADR TableHLNS Lo

Contains the low byte of the Address Recognition HLNS table data address.

ADR TableSeg

Contains the address recognition table memory segment (page) location. Both the NS and HLNS tables must be located in the same segment.

NODE ID

Contains an eight bit Node ID address.

As a message is received, the Frame Code will be detected as "FC Arrived". It may also indicate a "Broadcast" message and generate an interrupt as in the INTERRUPT STATUS REG 1 (indicated by the STATUS_1 register). A NODE address can also be compared for equality with the contents of the NODE_ID register, and an interrupt set.

If the Frame Code indicates an NS address the Address Recognition circuitry will scan the NS memory table using the DMA. If the Frame Code indicates an HLNS address the Address Recognition circuitry will scan the HLNS memory table using the DMA. The scan will continue until there is an address match or the end of the table is detected. The end of the table field is indicated by three consecutive 00 bytes or words (For an NS address, three "00" bytes; for an HLNS address, three "0000" words). At the end of the look-up function, interrupts can be processed to indicate "End of Table", or "Address Match". A number of status registers can also be examined.

Match Vector Hi

Contains the high byte of the Match Vector address.

Match Vector Lo

Contains the low byte of the Match Vector address.

Note: The Match Vector value will be pointing to the next consecutive vector value. The Match_Vector registers should only be examined if an interrupt caused by an address match is detected and the STATUS_1 content indicates either an NS or HLNS address has been detected.

Frame Control

Contains the Frame Control byte received in the message.

Frame Code

Contains the Frame Code vector decoded from the message. (See table 10)

FCODE	MESSAGE FUNCTION	FCODE	MESSAGE FUNCTION
00000	Establish Connection 1	10000	Data Transfer 5
00001	Establish Connection 2	10001	Status Response
00010	Disconnect Connection 1	10010	Compel Time
00011	Disconnect Connection 2	10011	Time Distribution
00100	Reset Connection 1	10100	Round-Trip Query
00101	Reset Connection 2	10101	Round-Trip Reply
00110	Compel Acknowledge 1	10110	Probe Node
00111	Compel Acknowledge 2	10111	Probe Response
01000	Compel Data 1	11000	Pass Token
01001	Compel Data 2	11001	Execute Sequence
01010	Exchange Data 1	11010	Return Token
01011	Exchange Data 2	11011	Request Interval
01100	Data Transfer 1	11100	Claim LAS
01101	Data Transfer 2	11101	Transfer LAS
01110	Data Transfer 3	11110	Wake Up
01111	Data Transfer 4	11111	IDLE

Table 10 - Vector and Message Codes

Status Registers

STATUS REG 0 - STATUS_0

_	7	6	5	4	3	2	1	0
	RDRF	RAF	RSDF	RDEF	REDF	FCSF	TIF	TDRE
RESET	0	0	0	0	0	0	0	0

RDRF - Receive Data Register Full Active high whenever a data byte has been accumulated.

RAF - Receiver Activity FlagActive high whenever Fieldbus data is detected.

RSDF - Receiver Start Delimiter FlagActive high whenever the Start of
Header is detected.

RDEF - Receive Data Error FlagActive high whenever a receive data overflow occurs.

REDF - Receiver End Delimiter FlagActive high whenever an End of Header is detected.

FCSF - Frame Check Sequence Flag
Active high whenever a receive
message ends with a correct Frame
Check Sequence.

TIF - Transmit Idle Flag Active high.

TDRE - Transmit Data Register Empty Active high whenever a request for a transmit character is present.

Status Registers

STATUS REG 1 - STATUS 1

_	7	6	5	4	3	2	1	0
	HL	NS	RNAF	RPSAF	RFCF	ETDF	AMOF	RBMF
RESET	0	0	0	0	0	0	0	0

HL

Active high whenever an HL address is requested.

NS

Active high whenever an NS address is requested.

RNAF - Receive Node Address FlagActive high whenever a message with a Node Address is received.

RPSAF - Receive PSA Flag

Active high whenever a PSA message is detected.

RFCF - Receive Frame Control Flag

Active high whenever the Frame Control character is detected.

ETDF - End of Table Detection Flag

Active high whenever the end of the table is detected.

AMOF - Address Match Occurence Flag

Active high whenever an address match occurs.

RBMF - Receive Broadcast Message Flag

Active high whenever a Broadcast message is detected.

STATUS REG 2 - STATUS_2

_	7	6	5	4	3	2	1	0	
	RSPF	LTAF	0	0	0	0	0	0	I
RESET	0	0	0	0	0	0	0	0	-

RSPF - Reversed Signal Polarity Flag

Active high whenever the polarity of the signal is reversed.

LTAF - Lockup Table Activity Flag

Active high whenever a look-up request occurs.

Timers

Three sets of timers are provided:

- an octet timer
- a 1/32 ms timer
- a 1ms timer

All timer registers can be written to and read from, are 16 bits in length, and are free running. A value that is read from a timer can have an interval value added to it and the result can be written back into the comparator register. When the timer reaches this new value, an interrupt is generated by the comparator register. An interrupt can also be generated when the timer reaches a zero value that indicates an overflow.

1/32 COUNT Hi

Contains the upper eight bits of this timer counter.

1/32 COUNT Lo

Contains the lower eight bits of this timer counter.

1/32 COMP Hi

Contains the upper eight bits of this timer comparator.

1/32 COMP Lo

Contains the lower eight bits of this timer comparator.

1MS COUNT Hi

Contains the upper eight bits of this timer counter.

1MS COUNT Lo

Contains the lower eight bits of this timer counter.

1MS COMP Hi

Contains the upper eight bits of this timer comparator.

1MS COMP Lo

Contains the lower eight bits of this timer comparator.

OCT COUNT Hi

Contains the upper eight bits of this timer counter.

OCT COUNT Lo


Contains the lower eight bits of this timer counter.

OCT COMP Hi

Contains the upper eight bits of this timer comparator.


OCT COMP Lo

Contains the lower eight bits of this timer comparator.




- 1. 1 Dummy state plus Wait state (FB_CNTRL_1 = XXX01XXXb
- 2. FL_CSF31_I chip select used to read internal registers (data accessed on Private RAM ignored)
- 3. T = 20ns

Figure 14 - CPU Internal Register Read Diagram




- 1. 1 Dummy state plus Wait state (FB_CNTRL_1 = XXX01XXXb
- 2. FL_CSF31_I chip select used to read internal registers (data accessed on Private RAM ignored)
- 3. T = 20ns

Figure 15 - Timing Diagram: CPU Write to Internal Registers




- 1. 1 Dummy state plus Wait state (FB_CNTRL_1 = XXX01XXXb
- 2. PI CSMEM chip select is used to read/write Private RAM
- 3. T = 20 ns

Figure 16 - Timing Diagram: CPU Reads Private RAM




- 1. 1 Dummy state plus 1 Wait state (FB_CNTRL_1 = XXX01XXXb
- 2. PI CSMEM chip select is used to read/write Private RAM
- 3. T = 20ns

Figure 17 - Timing Diagram: CPU Writes Private RAM



- 1. 1 Dummy state plus Wait state (FB_CNTRL_1 = XXX11XXXb
- 2. PI CSMEM chip select is used to read/write Private RAM
- 3. T = 20 ns

Figure 18 - Timing Diagram: Internal DMA Lookup



- 1. 1 Dummy state plus Wait state (FB_CNTRL_1 = XXX11XXXb 2. PI CSMEM chip select is used to read/write Private RAM
- 3. T = 20 ns

Figure 19 - Timing Diagram: Receive/Transmit Data




Figure 20 - FB3050 Mechanical Specifications

Absolute Maximum Ratings

Symbol	<u>Parameter</u>	Min.	Max.	<u>Units</u>	<u>Notes</u>
Vdd	DC Supply Voltage	-0.3	6.0	V	
Vin	Input	-0.3	VDD + 0.3	V	
lin	Input Pin Current	-10.0	10.0	mA	25°
Та	Operating Free-Air Temperature	-40	+85	С	
Tstrg	Storage Temperature	-55	150	С	
Tlead	Lead Temperature		300	С	10 Sec

Table 11 - Absolute Maximum Ratings

Operating Conditions

<u>Symbol</u>	<u>Parameter</u>	Min.	Max.	<u>Units</u>	<u>Notes</u>
Vdd-1	5V DC Supply Voltage	4.5	5.5	V	
Vdd-2	3V DC Supply Voltage	2.7	3.3	V	
ldd	Static Supply Current		100	uA	
Vil	Input Low Voltage	-0.3	0.3Vdd	V	
Vih	Input High Voltage	0.7Vdd	Vdd+0.3	V	

Table 12 - Operating Conditions

DC Characteristics

<u>Symbol</u>	<u>Parameter</u>	Min.	Max.	<u>Units</u>	<u>Notes</u>
lin	Input Leakage Current (Inputs) (I/O)			±1.0	±10.0
loh	Output High Current Voh = 2.4V	-4.0		mA	
lol	Output Low Current Vol = 0.4V	4.0		mA	
loz	Tri-state Leakage Current	PO_READY	PO_PHPDU	-10	10

Table 13 - DC Characteristics

Smar Research reserves the right to make changes to design and functionality of any product without notice. Smar Research does not assume any liability arising out of the application or use of any product. Smar Research, Technology Source, and the SRC logo are registered trademarks of Smar Research Corporation. The HART, Fieldbus, and Profibus Foundation logos are trademarks of their respective owners.

Smar Research Corporation

4250 Veterans Memorial Highway Holbrook, NY USA 11741 Tel: 631.737.3111 Fax: 631.737.3892 techinfo@SmarResearch.com www.SmarResearch.com





