




# HIGH SPEED 3.3V 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS

**IDT71V321S/L**  
**IDT71V421S/L**

## Features

- ◆ **High-speed access**
  - Commercial: 25/35/55ns (max.)
  - Industrial: 25ns (max.)
- ◆ **Low-power operation**
  - IDT71V321/IDT71V421S  
Active: 325mW (typ.)  
Standby: 5mW (typ.)
  - IDT71V321/V421L  
Active: 325mW (typ.)  
Standby: 1mW (typ.)
- ◆ **Two  $\overline{\text{INT}}$  flags for port-to-port communications**
- ◆ **MASTER IDT71V321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71V421**
- ◆ **On-chip port arbitration logic (IDT71V321 only)**
- ◆  **$\overline{\text{BUSY}}$  output flag on IDT71V321;  $\overline{\text{BUSY}}$  input on IDT71V421**
- ◆ **Fully asynchronous operation from either port**
- ◆ **Battery backup operation—2V data retention (L only)**
- ◆ **TTL-compatible, single 3.3V power supply**
- ◆ **Available in 52-pin PLCC, 64-pin TQFP and STQFP packages**
- ◆ **Industrial temperature range (–40°C to +85°C) is available for selected speeds**

## Functional Block Diagram



3026 drw 01

### NOTES:

1. IDT71V321 (MASTER):  $\overline{\text{BUSY}}$  is an output. IDT71V421 (SLAVE):  $\overline{\text{BUSY}}$  is input.
2.  $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$  are totem-pole outputs.

**AUGUST 2001**

## Description

The IDT71V321/IDT71V421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71V321 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71V421 "SLAVE" Dual-Port in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.



The device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power

down feature, controlled by  $\overline{CE}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200 $\mu$ W from a 2V battery.

The IDT71V321/IDT71V421 devices are packaged in a 52-pin PLCC, a 64-pin TQFP (thin quad flatpack), and a 64-pin STQFP (super thin quad flatpack).

## Pin Configurations<sup>(1,2,3)</sup>



### NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. J52-1 package body is approximately .75 in x .75 in x .17 in.  
PP64-1 package body is approximately 10mm x 10mm x 1.4mm.  
PN64-1 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

## Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	mA

3026 tbl 01

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>CC</sub> + 10%.

## Capacitance<sup>(1)</sup>

(T<sub>A</sub> = +25°C, f = 1.0MHz) TQFP Only

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	9	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 3dV	10	pF

3026 tbl 04

### NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

## Recommended Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	3.3V ± 0.3V
Industrial	-40°C to +85°C	0V	3.3V ± 0.3V

3026 tbl 02

### NOTES:

- This is the parameter T<sub>A</sub>. This is the "instant on" case temperature.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	—	V <sub>CC</sub> +0.3 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

3026 tbl 03

### NOTES:

- V<sub>IL</sub> (min.) = -1.5V for pulse width less than 20ns.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 0.3V.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>CC</sub> = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	71V321S 71V421S		71V321L 71V421L		Unit
			Min.	Max.	Min.	Max.	
I <sub>L</sub>	Input Leakage Current <sup>(1)</sup>	V <sub>CC</sub> = 3.6V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	10	—	5	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH}$ , V <sub>OUT</sub> = 0V to V <sub>CC</sub> V <sub>CC</sub> = 3.6V	—	10	—	5	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA	—	0.4	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	2.4	—	V

3026 tbl 05

### NOTE:

- At V<sub>CC</sub> ≤ 2.0V input leakages are undefined.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,2)</sup> ( $V_{CC} = 3.3V \pm 0.3V$ )

Symbol	Parameter	Test Condition	Version	71V321X25 71V421X25 Com'l & Ind		71V321X35 71V421X35 Com'l Only		71V321X55 71V421X55 Com'l Only		Unit	
				Typ.	Max.	Typ.	Max.	Typ.	Max.		
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$ , Outputs Disabled $\overline{SEM} = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	55	130	55	125	55	115	mA
				L	55	100	55	95	55	85	
I <sub>SB1</sub>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE} = \overline{CE} = V_{IH}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	15	35	15	35	15	35	mA
				L	15	20	15	20	15	20	
I <sub>SB2</sub>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^A = V_{IL}$ and $\overline{CE}^B = V_{IH}^{(6)}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$ $\overline{SEM}_R = \overline{SEM}_L = V_{IH}$	COM'L	S	25	75	25	70	25	60	mA
				L	25	55	25	50	25	40	
I <sub>SB3</sub>	Full Standby Current (Both Ports - All CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(4)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$	COM'L	S	1.0	5	1.0	5	1.0	5	mA
				L	0.2	3	0.2	3	0.2	3	
I <sub>SB4</sub>	Full Standby Current (One Port - All CMOS Level Inputs)	$\overline{CE}^A \leq 0.2V$ and $\overline{CE}^B \geq V_{CC} - 0.2V^{(6)}$ $\overline{SEM}_R = \overline{SEM}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S	25	70	25	65	25	55	mA
				L	25	55	25	50	25	40	
			IND	S	55	150	—	—	—	—	
				L	55	130	—	—	—	—	
			IND	S	15	50	—	—	—	—	
				L	15	35	—	—	—	—	
			IND	S	25	95	—	—	—	—	
				L	25	75	—	—	—	—	
			IND	S	1.0	10	—	—	—	—	
				L	0.2	6	—	—	—	—	
			IND	S	25	85	—	—	—	—	
				L	25	70	—	—	—	—	

3026 tbl 06

## NOTES:

- 'X' in part numbers indicates power rating (S or L).
- $V_{CC} = 3.3V$ ,  $T_A = +25^\circ C$ , and are not production tested.  $I_{CCDC} = 70mA$  (Typ).
- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of  $1/trc$  and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$  means no address or control lines change. Applies only to inputs at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is opposite from port "A".

## Data Retention Characteristics (L Version Only)

Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0	—	0	V	
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2V$ , $\overline{CE} \geq V_{CC} - 0.2V$	COM'L	—	100	1500	$\mu A$
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	IND.	—	100	4000	$\mu A$
				0	—	—	V
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time		t <sub>RC</sub> <sup>(2)</sup>	—	—	V	

3026 tbl 07

## NOTES:


- $V_{CC} = 2V$ ,  $T_A = +25^\circ C$ , and is not production tested.
- t<sub>RC</sub> = Read Cycle Time.
- This parameter is guaranteed by device characterization but not production tested.

### AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

3026 tbl 08

### Data Retention Waveform



3026 drw 04





Figure 1. AC Output Test Load



3026 drw 05

Figure 2. Output Test Load  
(for tHZ, tLZ, tWZ, and tOW)  
\* Including scope and jig.

### AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(2)</sup>


Symbol	Parameter	71V321X25 71V421X25 Com'l & Ind		71V321X35 71V421X35 Com'l Only		71V321X55 71V421X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	25	—	35	—	55	—	ns
t <sub>AA</sub>	Address Access Time	—	25	—	35	—	55	ns
t <sub>ACE</sub>	Chip Enable Access Time	—	25	—	35	—	55	ns
t <sub>AOE</sub>	Output Enable Access Time	—	12	—	20	—	25	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns
t <sub>LZ</sub>	Output Low-Z Time <sup>(1,2)</sup>	0	—	0	—	0	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	—	12	—	15	—	30	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>(2)</sup>	—	50	—	50	—	50	ns

3026 tbl 09

**NOTES:**

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. 'X' in part numbers indicates power rating (S or L).

### Timing Waveform of Read Cycle No. 1, Either Side<sup>(1)</sup>




3026 drw 06

**NOTES:**

1.  $R\bar{W} = V_{IH}$ ,  $\bar{C}\bar{E} = V_{IL}$ , and is  $\bar{O}\bar{E} = V_{IL}$ . Address is valid prior to the coincidental with  $\bar{C}\bar{E}$  transition LOW.
2.  $t_{BDD}$  delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations  $\bar{B}\bar{U}\bar{S}\bar{Y}$  has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$ , and  $t_{BDD}$ .

### Timing Waveform of Read Cycle No. 2, Either Side<sup>(3)</sup>



3026 drw 07

**NOTES:**

1. Timing depends on which signal is asserted last,  $\bar{O}\bar{E}$  or  $\bar{C}\bar{E}$ .
2. Timing depends on which signal is de-asserted first,  $\bar{O}\bar{E}$  or  $\bar{C}\bar{E}$ .
3.  $R\bar{W} = V_{IH}$  and the address is valid prior to or coincidental with  $\bar{C}\bar{E}$  transition LOW.
4. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$ , and  $t_{BDD}$ .

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>


Symbol	Parameter	71V321X25 71V421X25 Com'l & Ind		71V321X35 71V421X35 Com'l Only		71V321X55 71V421X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>								
t <sub>wc</sub>	Write Cycle Time <sup>(5)</sup>	25	—	35	—	55	—	ns
t <sub>ew</sub>	Chip Enable to End-of-Write	20	—	30	—	40	—	ns
t <sub>aw</sub>	Address Valid to End-of-Write	20	—	30	—	40	—	ns
t <sub>as</sub>	Address Set-up Time	0	—	0	—	0	—	ns
t <sub>wp</sub>	Write Pulse Width	20	—	30	—	40	—	ns
t <sub>wr</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>dw</sub>	Data Valid to End-of-Write	12	—	20	—	20	—	ns
t <sub>hz</sub>	Output High-Z Time <sup>(1,2)</sup>	—	12	—	15	—	30	ns
t <sub>dh</sub>	Data Hold Time <sup>(3)</sup>	0	—	0	—	0	—	ns
t <sub>wz</sub>	Write Enable to Output in High-Z <sup>(1,2)</sup>	—	15	—	15	—	30	ns
t <sub>ow</sub>	Output Active from End-of-Write <sup>(1,2)</sup>	0	—	0	—	0	—	ns

3026 tbl 10

### NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. The specification for t<sub>dh</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>dh</sub> and t<sub>ow</sub> values will vary over voltage and temperature, the actual t<sub>dh</sub> will always be smaller than the actual t<sub>ow</sub>.
4. 'X' in part numbers indicates power rating (S or L).
5. For Master/Slave combination, t<sub>wc</sub> = t<sub>BAA</sub> + t<sub>wp</sub>, since R $\overline{W}$  = V<sub>IL</sub> must occur after t<sub>BAA</sub>.

### Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)<sup>(1,5,8)</sup>



3026 drw 08

### Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)<sup>(1,5)</sup>



3026 drw 09

**NOTES:**

1. R/W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of CE = VIL and R/W = VIL.
3. tWR is measured from the earlier of CE or R/W going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (CE or R/W) is asserted last.
7. This parameter is determined to be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tOW) to allow the I/O drivers to turn off data to be placed on the bus for the required tOW. If OE is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.



## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>


Symbol	Parameter	71V321X25 71V421X25 Com'1 & Ind		71V321X35 71V421X35 Com'1 Only		71V321X55 71V421X55 Com'1 Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUSY Timing (For Master IDT71V321 Only)</b>								
t <sub>BAA</sub>	$\overline{\text{BUSY}}$ Access Time from Address	—	20	—	20	—	30	ns
t <sub>BDA</sub>	$\overline{\text{BUSY}}$ Disable Time from Address	—	20	—	20	—	30	ns
t <sub>BAC</sub>	$\overline{\text{BUSY}}$ Access Time from Chip Enable	—	20	—	20	—	30	ns
t <sub>BDC</sub>	$\overline{\text{BUSY}}$ Disable Time from Chip Enable	—	20	—	20	—	30	ns
t <sub>WH</sub>	Write Hold After $\overline{\text{BUSY}}^{(6)}$	12	—	15	—	20	—	ns
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(1)</sup>	—	50	—	60	—	80	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	35	—	45	—	65	ns
t <sub>APS</sub>	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	ns
t <sub>BDD</sub>	BUSY Disable to Valid Data <sup>(3)</sup>	—	30	—	30	—	45	ns
<b>BUSY Timing (For Slave IDT71V421 Only)</b>								
t <sub>WB</sub>	$\overline{\text{BUSY}}$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>WH</sub>	Write Hold After $\overline{\text{BUSY}}^{(6)}$	12	—	15	—	20	—	ns
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(1)</sup>	—	50	—	60	—	80	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	35	—	45	—	65	ns

3026 tbl 11

**NOTES:**

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and  $\overline{\text{BUSY}}$ ."
2. To ensure that the earlier of the two ports wins.
3. t<sub>BDD</sub> is a calculated parameter and is the greater of 0, t<sub>WDD</sub> - t<sub>WP</sub> (actual) or t<sub>DDD</sub> - t<sub>DW</sub> (actual).
4. To ensure that a write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (S or L).

### Timing Waveform of Write with Port-to-Port Read and $\overline{\text{BUSY}}^{(2,3,4)}$




**NOTES:**

1. To ensure that the earlier of the two ports wins. t<sub>APS</sub> is ignored for SLAVE (71V421).
2.  $\overline{\text{CE}}_L = \overline{\text{CE}}_R = V_{IL}$
3.  $\overline{\text{OE}} = V_{IL}$  for the reading port.
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

3026 drw 10

### Timing Waveform of Write with $\overline{\text{BUSY}}^{(4)}$




3026 drw 11

**NOTES:**


1.  $t_{WH}$  must be met for both  $\overline{\text{BUSY}}$  input (71V421, slave) or output (71V321, master).
2.  $\overline{\text{BUSY}}$  is asserted on port 'B' blocking  $R/\overline{W}'_B$ , until  $\overline{\text{BUSY}}'_B$  goes HIGH.
3.  $t_{WB}$  is for the slave version (71V421).
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is oppsite from port "A".

### Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by $\overline{\text{CE}}$ Timing<sup>(1)</sup>



3026 drw 12

### Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled by Address Match Timing<sup>(1)</sup>



3026 drw 13

**NOTES:**

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. If  $t_{APS}$  is not satisfied, the  $\overline{\text{BUSY}}$  will be asserted on one side or the other, but there is no guarantee on which side  $\overline{\text{BUSY}}$  will be asserted (71V321 only).

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

Symbol	Parameter	71V321X25 71V421X25 Com'l & Ind		71V321X35 71V421X35 Com'l Only		71V321X55 71V421X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>								
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>INS</sub>	Interrupt Set Time	—	25	—	25	—	45	ns
t <sub>NR</sub>	Interrupt Reset Time	—	25	—	25	—	45	ns


3026 tbl 12

**NOTES:**

1. 'X' in part numbers indicates power rating (S or L).


### Timing Waveform of Interrupt Mode<sup>(1)</sup>

#### SET $\overline{\text{INT}}$



3026 drw 14

#### CLEAR $\overline{\text{INT}}$



3026 drw 15

**NOTES:**

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. See Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $\text{R}/\overline{\text{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $\text{R}/\overline{\text{W}}$ ) is de-asserted first.

## Truth Tables

### Table I. Non-Contention Read/Write Control<sup>(4)</sup>

Left or Right Port <sup>(1)</sup>				Function
R/W	$\overline{CE}$	$\overline{OE}$	Do-7	
X	H	X	Z	Port Deselected and in Power-Down Mode. ISB2 or ISB4
X	H	X	Z	$\overline{CE}_R = \overline{CE}_L = V_{IH}$ , Power-Down Mode ISB1 or ISB3
L	L	X	DATAIN	Data on Port Written Into Memory <sup>(2)</sup>
H	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>
H	L	H	Z	High-impedance Outputs

3026 tbl 13

#### NOTES:

1.  $A_{0L} - A_{10L} \neq A_{0R} - A_{10R}$ .
2. If  $\overline{BUSY} = L$ , data is not written.
3. If  $\overline{BUSY} = L$ , data may not be valid, see  $t_{WDD}$  and  $t_{DD}$  timing.
4. 'H' =  $V_{IH}$ , 'L' =  $V_{IL}$ , 'X' = DON'T CARE, 'Z' = High-impedance.

### Table II. Interrupt Flag<sup>(1,4)</sup>

Left Port					Right Port					Function
R/WL	$\overline{CE}_L$	$\overline{OE}_L$	A10L-A0L	$\overline{INT}_L$	R/Wr	$\overline{CE}_R$	$\overline{OE}_R$	A10R-A0R	$\overline{INT}_R$	
L	L	X	7FF	X	X	X	X	X	L <sup>(2)</sup>	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	7FF	H <sup>(3)</sup>	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	7FE	X	Set Left $\overline{INT}_L$ Flag
X	L	L	7FE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

3026 tbl 14

#### NOTES:

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$
2. If  $\overline{BUSY}_L = V_{IL}$ , then No Change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then No Change.
4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

### Table III — Address $\overline{BUSY}$ Arbitration

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A0L-A10L A0R-A10R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

3026 tbl 15

#### NOTES:

1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs for IDT71V321 (master). Both are inputs for IDT71V421 (slave).  $\overline{BUSY}_x$  outputs on the IDT71V321 are totem-pole. On slaves the  $\overline{BUSY}_x$  input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If  $t_{APS}$  is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R = LOW$  will result.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when  $\overline{BUSY}_L$  outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when  $\overline{BUSY}_R$  outputs are driving LOW regardless of actual logic level on the pin.

## Functional Description

The IDT7V1321/IDT71V421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V321/IDT71V421 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = V_{IH}$ ). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the  $\overline{CE}_R = R/\overline{W}_R = V_{IL}$  per Truth Table II. The left port clears the interrupt by accessing address location 7FE when  $\overline{CE}_L = \overline{OE}_L = V_{IL}$ ,  $R/W$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

## Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The  $\overline{BUSY}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.


The use of  $\overline{BUSY}$  Logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation.

The  $\overline{BUSY}$  outputs on the IDT71V321 RAM master are totem-pole type outputs and do not require pull-up resistors to operate. If these RAMs are

being expanded in depth, then the  $\overline{BUSY}$  indication for the resulting array requires the use of an external AND gate.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an SRAM array in width while using  $\overline{BUSY}$  logic, one master part is used to decide which side of the SRAM array will receive a  $\overline{BUSY}$  indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{BUSY}$  signal as a write inhibit signal. Thus on the IDT71V321/IDT71V421 SRAMs the  $\overline{BUSY}$  pin is an output if the part is Master (IDT71V321), and the  $\overline{BUSY}$  pin is an input if the part is a Slave (IDT71V421) as shown in Figure 3.




3026 drw 16  
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71V321 (Master) and (Slave) IDT71V421 RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{BUSY}$  on one side of the array and another master indicating  $\overline{BUSY}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{BUSY}$  arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{BUSY}$  flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Ordering Information



**NOTE:**

- Contact your sales office Industrial temperature range is available for selected speeds, packages and powers.

3026 drw 17

## Datasheet Document History

- 03/24/99: Initiated datasheet document history  
 Converted to new format  
 Cosmetic and typographical corrections  
 Page 2 Added additional notes to pin configurations
- 06/15/99: Changed drawing format
- 10/15/99: Page 12 Changed open drain to totem-pole in Table III, note 1
- 10/21/99: Page 13 Deleted 'does not' in copy from Busy Logic
- 11/12/99: Replaced IDT logo
- 01/12/01: Pages 1 & 2 Moved full "Description" to page 2 and adjusted page layouts  
 Page 3 Increased storage temperature parameters  
 Clarified TA parameter  
 Page 4 DC Electrical parameters—changed wording from "open" to "disabled"  
 Changed ±200mV to 0mV in notes
- 08/22/01: Pages 4, 5, 7, 9 & 11 Industrial temp range offering removed from DC & AC Electrical Characteristics for 35 and 55ns



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
 www.idt.com

**for Tech Support:**  
 831-754-4613  
 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

This datasheet has been download from:

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronics components.