FAIRCHILD

SEMICONDUCTOR ™

DM74LS670
3-STATE 4-by-4 Register Files

General Description

These register files are organized as 4 words of 4 bits each, and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits writing into one location, and reading from another word location, simultaneously.

Four data inputs are available to supply the word to be stored. Location of the word is determined by the write select inputs A and B, in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, G_W, is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, G_R, is high, the data outputs are inhibited and go into the high impedance state.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.

This arrangement—data entry addressing separate from data read addressing and individual sense line — eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (27 ns typical) and the read time (24 ns typical). The register file has a non-volatile readout in that data is not lost when addressed.

All inputs (except read enable and write enable) are buffered to lower the drive requirements to one normal Series 54LS/74LS load, and input clamping diodes minimize switching transients to simplify system design. High speed, double ended AND-OR-INVERT gates are employed for the read-address function and have high sink current, 3-STATE outputs. Up to 128 of these outputs may be wire-AND connected for increasing the capacity up to 512 words. Any number of these registers may be paralleled to provide n-bit word length.

Features

- Alternate Military/Aerospace device (54LS670) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.
- For use as:
  Scratch pad memory
  Buffer storage between processors
  Bit storage in fast multiplication designs
- Separate read/write addressing permits simultaneous reading and writing
- Organized as 4 words of 4 bits
- Expandable to 512 words of n-bits
- 3-STATE versions of DM54LS170/DM74LS170
- Fast access times 20 ns typ

Connection Diagram

Dual-In-Line Package

DS006436-1

Order Number 54LS670DMQB, 54LS670FMQB, 54LS670LMQB,
DM54LS670J, DM54LS670W, DM74LS670M or DM74LS670N
See Package Number E20A,
J16A, M16A, N16A or W16A

Function Tables

WRITE TABLE (Notes 1, 2, 3)

Write Inputs			Word			
W_B	W_A	G_W	0	1	2	3
L	L	L	Q = D	Q_0	Q_0	Q_0
L	H	L	Q_0	Q = D	Q_0	Q_0
H	L	L	Q_0	Q_0	Q = D	Q_0
H	H	L	Q_0	Q_0	Q_0	Q = D
X	X	H	Q_0	Q_0	Q_0	Q_0

READ TABLE (Notes 1, 4)

Read Inputs			Outputs			
R_B	R_A	G_R	Q1	Q2	Q3	Q4
L	L	L	WOB1	WOB2	WOB3	WOB4
L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Z	Z	Z	Z

Note 1: H = High Level, L = Low Level, X = Don't Care, Z = High Impedance (Off).

Note 2: (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

Note 3: Q_0 = The level of Q before the indicated input conditions were established.

Note 4: WOB1 = The first bit of word 0, etc.

Absolute Maximum Ratings (Note 5)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	

Range	
DM54LS and 54LS	−55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Recommended Operating Conditions

Symbol	Parameter		DM54LS670			DM74LS670			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage		2			2			V
V_{IL}	Low Level Input Voltage				0.7			0.8	V
I_{OH}	High Level Output Current				−1			−2.6	mA
I_{OL}	Low Level Output Current				12			24	mA
t_W	Write Enable Pulse Width (Note 8)		25			25			ns
t_{SU}	Setup Time (Notes 6, 8)	Data	10			10			ns
		W_A, W_B	15			15			
t_H	Hold Time (Notes 6, 8)	Data	15			15			ns
		W_A, W_B	5			5			
t_{LATCH}	Latch Time for New Data (Notes 7, 8)		25			25			ns
T_A	Free Air Operating Temperature		−55		125	0		70	°C

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: Times are with respect to the Write-Enable input. Write-Select time will protect the data written into the previous address. If protection of data in the previous address, t_{SETUP} (W_A, W_B) can be ignored. As any address selection sustained for the final 30 ns of the Write-Enable pulse and during t_H (W_A, W_B) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.

Note 7: Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

Note 8: T_A = 25°C and V_{CC} = 5V.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 9)	Max	Units
V_I	Input Clamp Voltage	V_{CC} = Min, I_I = −18 mA				−1.5	V
V_{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max V_{IL} = Max, V_{IH} = Min		2.4	3.4		V
V_{OL}	Low Level Output Voltage	V_{CC} = Min, I_{OL} = Max	DM54		0.25	0.4	V
		I_{OL} = Max, V_{IH} = Min	DM74		0.34	0.5	
I_I	Input Current @ Max Input Voltage	V_{CC} = Max V_I = 7V	D, R or W			0.1	mA
			G_W			0.2	
			G_R			0.3	
I_{IH}	High Level Input Current	V_{CC} = Max V_I = 2.7V	D, R or W			20	μA
			G_W			40	
			G_R			60	
I_{IL}	Low Level Input Current	V_{CC} = Max V_I = 0.4V	D, R or W			−0.4	mA
			G_W			−0.8	
			G_R			−1.2	

Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 9)	Max	Units
I_{OZH}	Off-State Output Current with High Level Output Voltage Applied	V_{CC} = Max, V_O = 2.7V V_{IH} = Min, V_{IL} = Max				20	μA
I_{OZL}	Off-State Output Current with Low Level Output Voltage Applied	V_{CC} = Max, V_O = 0.4V V_{IH} = Min, V_{IL} = Max				−20	μA
I_{OS}	Short Circuit Output Current	V_{CC} = Max (Note 10)	DM54	−20		−100	mA
			DM74	−20		−100	
I_{CC}	Supply Current	V_{CC} = Max (Note 11)			30	50	mA

Switching Characteristics

at V_{CC} = 5V and T_A = 25˚C

| Symbol	Parameter	From (Input) To (Output)	$R_L = 667\Omega$				Units
			C_L = 45 pF		C_L = 150 pF		
			Min	Max	Min	Max	
t_{PLH}	Propagation Delay Time Low to High Level Output	Read Select to Q		40		50	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Read Select to Q		45		55	ns
t_{PLH}	Propagation Delay Time Low to High Level Output	Write Enable to Q		45		55	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Write Enable to Q		50		60	ns
t_{PLH}	Propagation Delay Time Low to High Level Output	Data to Q		45		55	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Data to Q		40		50	ns
t_{PZH}	Output Enable Time to High Level Output	Read Enable to Any Q		35		45	ns
t_{PZL}	Output Enable Time to Low Level Output	Read Enable to Any Q		40		50	ns
t_{PHZ}	Output Disable Time from High Level Output (Note 12)	Read Enable to Any Q		50			ns
t_{PLZ}	Output Disable Time from Low Level Output (Note 12)	Read Enable to Any Q		35			ns

Note 9: All typicals are at V_{CC} = 5V, T_A = 25˚C.

Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 11: I_{CC} is measured with 4.5V applied to all DATA inputs and both ENABLE inputs, all ADDRESS inputs are grounded and all outputs are open.

Note 12: C_L = 5 pF.

Logic Diagram

DS006436-2

Physical Dimensions inches (millimeters) unless otherwise noted

0.350 ± 0.008
(8.890 ± 0.203)

Top View

0.063 − 0.075
(1.600 − 1.905)

DETAIL A

Side View

0.200 ± 0.005
(5.080 ± 0.127)
TYP

45° × 0.015 ± 0.010
(0.381 ± 0.254)

0.015
(0.381)
MIN TYP

0.007 − 0.011
(0.178 − 0.279)
R TYP

0.077 − 0.093
(1.959 − 2.362)

0.022 − 0.028
(0.559 − 0.711)
TYP

PIN #1
INDEX

0.045 − 0.055
(1.143 − 1.397)
TYP

0.067 − 0.083
(1.702 − 2.108)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

45° × 0.040 ± 0.010
(1.016 ± 0.254)
3 PLCS

Bottom View

0.003
(0.076)
MIN TYP

0.015
(0.381)
MAX TYP

0.022
(0.559)
MAX TYP

0.006
(0.152)
MIN TYP

Detail A

E20A (REV D)

Ceramic Leadless Chip Carrier Package (E)
Order Number 54LS670LMQB
Package Number E20A

0.785
[19.94] MAX

16   9

0.220−0.310
[5.59−7.87]

R 0.025
[0.64]

1   8

R 0.005−0.020
[0.13−0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.290−0.320
[7.37−8.13]

GLASS SEALANT

0.200
[5.08]
MAX TYP

0.020−0.060 TYP
[0.51−1.52]

0.180
[4.57] MAX

0.150 MIN TYP
[3.81]

0.010 ± 0.002 TYP
[0.25 ± 0.05]

0.125−0.200 TYP
[3.18−5.08]

90° ± 4°
TYP

95° ± 5°
TYP

0.080
[2.03] MAX
BOTH ENDS

0.018 ± 0.003 TYP
[0.46 ± 0.08]

0.310−0.410
[7.87−10.41]

0.100 ± 0.010 TYP
[2.54 ± 0.25]

J16A (REV L)

16-Lead Ceramic Dual-In-Line Package (J)
Order Number 54LS670DMQB or DM54LS670J
Package Number J16A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.386 – 0.394
(9.804 – 10.00)

0.228 – 0.244
(5.791 – 6.198)

30° TYP

LEAD NO.1 IDENT

0.010 MAX
(0.254)

0.150 – 0.157
(3.810 – 3.988)

0.010 – 0.020
(0.254 – 0.508) × 45°

8° MAX TYP ALL LEADS

0.008 – 0.010
(0.203 – 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 – 0.050
(0.406 – 1.270)
TYP ALL LEADS

0.053 – 0.069
(1.346 – 1.753)

0.004 – 0.010
(0.102 – 0.254)

SEATING PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 – 0.020 TYP
(0.356 – 0.508)

M16A (REV H)

16-Lead Small Outline Molded Package (M)
Order Number DM74LS670M
Package Number M16A

0.740 – 0.780
(18.80 – 19.81)

0.090
(2.286)

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1 IDENT

OPTION 01

INDEX AREA

PIN NO. 1 IDENT

OPTION 02

0.065
(1.651)

0.130 ± 0.005
(3.302 ± 0.127)

0.060
(1.524)
TYP

4° TYP OPTIONAL

0.300 – 0.320
(7.620 – 8.128)

95° ± 5°

0.008 – 0.016 TYP
(0.203 – 0.406)

0.145 – 0.200
(3.683 – 5.080)

90° ± 4° TYP

0.020
(0.508)
MIN

0.125 – 0.150
(3.175 – 3.810)

0.030 ± 0.015
(0.762 ± 0.381)

0.280
(7.112)
MIN

0.014 – 0.023
(0.356 – 0.584)
TYP

0.050 ± 0.010
(1.270 ± 0.254)
TYP

0.100 ± 0.010
(2.540 ± 0.254)
TYP

(0.325 +0.040 −0.015)

(8.255 +1.016 −0.381)

N16E (REV F)

16-Lead Molded Dual-In-Line Package (N)
Order Number DM74LS670N
Package Number N16E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.050 – 0.080
(1.270 – 2.032)

0.004 – 0.006
(0.102 – 0.152) TYP

0.007 – 0.018
(0.178 – 0.457)
TYP

0.371 – 0.390
(9.423 – 9.906)

0.050 ± 0.005
(1.270 ± 0.127) TYP

0.000 MIN TYP

0.250 – 0.370
(6.350 – 9.398)

16 15 14 13 12 11 10 9

0.300
(7.620)
MAX GLASS

0.245 – 0.275
(6.223 – 6.985)

2 3 4 5 6 7 8

DETAIL A

PIN NO. 1
IDENT

0.250 – 0.370
(6.350 – 9.398)

0.026 – 0.040
(0.660 – 1.016) TYP

0.015 – 0.019
(0.381 – 0.482)
TYP

0.008 – 0.012
(0.203 – 0.305)

DETAIL A

W 16A (REV H)

16-Lead Ceramic Flat Package (J)
Order Number 54LS670FMQB or DM54LS670W
Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.