

## Logic Products


### FEATURES

- Simultaneous and independent Read and Write operations
- Expandable to almost any word size and bit length
- 3-State outputs
- See '170 for open collector version

### DESCRIPTION

The '670 is a 16-bit 3-State Register File organized as 4 words of 4 bits each. Separate Read and Write Address and Enable inputs are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four Data inputs. The Write Address inputs ( $W_A$  and  $W_B$ ) determine the location of the stored word. When the Write Enable ( $\overline{WE}$ ) input is LOW, the data is entered into the addressed location. The addressed location remains transparent to the data while the  $\overline{WE}$  is LOW. Data supplied at the inputs will be read out in true (non-inverting) form from the 3-State outputs. Data and Write Address inputs are inhibited when  $\overline{WE}$  is HIGH.

### PIN CONFIGURATION



# 74LS670 Register File

4 x 4 Register File (3-State)  
Product Specification

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS670	25ns	30mA

### ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74LS670N
Plastic SOL-16	N74LS670D

### NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
$D_0 - D_3, W_A, W_B, R_A, R_B$	Inputs	1LSul
$\overline{WE}$	Input	2LSul
$\overline{RE}$	Input	3LSul
$Q_0 - Q_3$	Outputs	10LSul


### NOTE:

A 74LS unit load (LSul) is  $20\mu A$   $I_{IH}$  and  $-0.4mA$   $I_{IL}$ .


Direct acquisition of data stored in any of the four registers is made possible by individual Read Address inputs ( $R_A$  and  $R_B$ ). The addressed word appears at the four outputs when the Read Enable ( $\overline{RE}$ )

is LOW. Data outputs are in the HIGH impedance "off" state when the Read Enable input is HIGH. This permits outputs to be tied together to increase the word capacity to very large numbers.

### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



# Register File


## 74LS670

Up to 128 devices can be stacked to increase the word size to 512 locations by tying the 3-State outputs together. Since the limiting factor for expansion is the output HIGH current, further stacking is possible by tying pull-

up resistors to the outputs to increase the  $I_{OH}$  current available. Design of the Read Enable signals for the stacked devices must ensure that there is no overlap in the LOW levels which would cause more than one output to

be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the Enable and Address inputs of each device in parallel.

### LOGIC DIAGRAM



## Register File

74LS670

## WRITE MODE SELECT TABLE

OPERATING MODE	INPUTS		INTERNAL LATCHES <sup>(a)</sup>
	WE	D <sub>n</sub>	
Write data	L	L	L
	L	H	H
Data latched	H	X	no change

## NOTE:

a. The Write Address (W<sub>A</sub> and W<sub>B</sub>) to the "internal latches" must be stable while WE is LOW for conventional operation.

## READ MODE SELECT TABLE

OPERATING MODE	INPUTS		OUTPUT Q <sub>n</sub>
	RE	Internal Latches <sup>(b)</sup>	
Read	L	L	L
	L	H	H
Disabled	H	X	(Z)

## NOTE:

b. The selection of the "internal latches" by Read Address (R<sub>A</sub> and R<sub>B</sub>) are not constrained by WE or RE operation.

H = HIGH voltage level

L = LOW voltage level

X = Don't care

(Z) = HIGH impedance "off" state.

## ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	UNIT
V <sub>CC</sub>	Supply voltage	7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +1	mA
V <sub>OUT</sub>	Voltage applied to output in HIGH output state	-0.5 to +V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature range	0 to 70	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	74LS			UNIT	
	Min	Nom	Max		
V <sub>CC</sub>	Supply voltage	4.75	5.0	5.25	V
V <sub>IH</sub>	HIGH-level input voltage	2.0			V
V <sub>IL</sub>	LOW-level input voltage			+0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	HIGH-level output current			-2.6	mA
I <sub>OL</sub>	LOW-level output current			8	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

## Register File

74LS670

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS <sup>1</sup>	74LS670			UNIT
		Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub> HIGH-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX	2.4	3.1		V
V <sub>OL</sub> LOW-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = MIN, V <sub>IL</sub> = MAX	I <sub>OL</sub> = MAX	0.35	0.5	V
		I <sub>OL</sub> = 4mA (74LS)	0.25	0.4	V
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>			-1.5	V
I <sub>OZH</sub> Off-state output current, HIGH-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = MIN, V <sub>O</sub> = 2.7V			20	μA
I <sub>OZL</sub> Off-state output current, LOW-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = MIN, V <sub>O</sub> = 0.4V			-20	μA
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V	D <sub>0</sub> - D <sub>3</sub> , W <sub>A</sub> , W <sub>B</sub> , R <sub>A</sub> , R <sub>B</sub> inputs		0.1	mA
		$\overline{WE}$ input		0.2	mA
		$\overline{RE}$ input		0.3	mA
I <sub>IH</sub> HIGH-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V	D <sub>0</sub> - D <sub>3</sub> , W <sub>A</sub> , W <sub>B</sub> , R <sub>A</sub> , R <sub>B</sub> inputs		20	μA
		$\overline{WE}$ input		40	μA
		$\overline{RE}$ input		60	μA
I <sub>IL</sub> LOW-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V	D <sub>0</sub> - D <sub>3</sub> , W <sub>A</sub> , W <sub>B</sub> , R <sub>A</sub> , R <sub>B</sub> inputs		-0.4	mA
		$\overline{WE}$ input		-0.8	mA
		$\overline{RE}$ input		-1.2	mA
I <sub>OS</sub> Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = MAX	-20		-100	mA
I <sub>CC</sub> Supply current <sup>4</sup> (total)	V <sub>CC</sub> = MAX		30	50	mA

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- I<sub>OS</sub> is tested with V<sub>OUT</sub> = +0.5V and V<sub>CC</sub> = V<sub>CC</sub> MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I<sub>CC</sub> with 4.5V applied to all Data inputs and Read Enable and Write Enable inputs, ground Read Address and Write Address inputs and leave all outputs open. This is a worse-case condition.

**AC ELECTRICAL CHARACTERISTICS** T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V

PARAMETER	TEST CONDITIONS	74LS670		UNIT
		C <sub>L</sub> = 15pF, R <sub>L</sub> = 2kΩ		
		Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Read address to output	Waveform 2	40 45	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Write enable to output	Waveform 1	45 50	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Data to output	Waveform 1	45 40	ns
t <sub>PZH</sub>	Enable time to HIGH level	Waveform 3	35	ns
t <sub>PZL</sub>	Enable time to LOW level	Waveform 3	40	ns
t <sub>PHZ</sub>	Disable time from HIGH level	Waveform 3, C <sub>L</sub> = 5pF	50	ns
t <sub>PLZ</sub>	Disable time from LOW level	Waveform 3, C <sub>L</sub> = 5pF	35	ns

# Register File

# 74LS670


## AC SET-UP REQUIREMENTS $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74LS670		UNIT
		Min	Max	
$t_W$ Read enable pulse width	Waveform 3	25		ns
$t_W$ Write enable pulse width	Waveform 2, $\overline{RE} = \leq 0.8\text{V}$	25		ns
$t_S$ Set-up time, data to positive-going $\overline{WE}$	Waveform 2	10		ns
$t_H$ Hold time, data to positive-going $\overline{WE}$	Waveform 2	15		ns
$t_S$ Set-up time, write address to negative-going $\overline{WE}^{(c)}$	Waveform 2	15		ns
$t_H$ Hold time, write address to positive-going $\overline{WE}^{(c)}$	Waveform 2	5.0		ns
$t_{\text{latch}}$ Latch time for new data <sup>(d)</sup>	Waveform 2	25		ns

**NOTES:**

- c. Write address set-up time will protect the data written into the previous address. If protection of data in the previous address is not required,  $t_S$  (write address to  $\overline{WE}$ ) can be ignored, as any address selection sustained for the final 30ns of the  $\overline{WE}$  pulse and during  $t_H$  (write address to  $\overline{WE}$ ) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
- d. Latch time is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data. This parameter is measured from the falling edge of  $\overline{WE}$  to the rising or falling edge of  $R_A$  or  $R_B$ .  $\overline{RE}$  must be LOW.


## AC WAVEFORMS



# Register File

# 74LS670

## AC WAVEFORMS (Continued)



## TEST CIRCUITS AND WAVEFORMS

**Test Circuit For 3-State Outputs**

**Input Pulse Definition**

$V_M = 1.3V$  for 74LS;  $V_M = 1.5V$  for all other TTL families.

**SWITCH POSITION**

TEST	SWITCH 1	SWITCH 2
$t_{PZH}$	Open	Closed
$t_{PZL}$	Closed	Open
$t_{PHZ}$	Closed	Closed
$t_{PLZ}$	Closed	Closed

**DEFINITIONS**

$R_L$  = Load resistor to  $V_{CC}$ ; see AC CHARACTERISTICS for value.

$C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

$R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.

D = Diodes are 1N916, 1N3064, or equivalent.

$R_X = 1k\Omega$  for 74, 74S,  $R_X = 5k\Omega$  for 74LS.

$t_{TLH}$ ,  $t_{THL}$  Values should be less than or equal to the table entries.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
74	3.0V	1MHz	500ns	7ns	7ns
74LS	3.0V	1MHz	500ns	15ns	6ns
74S	3.0V	1MHz	500ns	2.5ns	2.5ns