

MITSUBISHI LSTTLs M74LS112AP

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET

DESCRIPTION

The M74LS112AP is a semiconductor integrated circuit containing 2 J-K negative edge-triggered flip-flop circuits with discrete terminals for clock input \bar{T} , J and K inputs and direct set and reset inputs \bar{S}_D and \bar{R}_D .

FEATURES

- Negative edge-triggering
- Independent input/output terminals for each flip-flop.
- Direct set and reset inputs
- Q and \bar{Q} outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)


APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

J and K signals of are read, while \bar{T} is high. When \bar{T} changes from high to low, the signals of J and K immediately before the change appear in outputs Q and \bar{Q} in accordance with the function table. By using \bar{S}_D and \bar{R}_D , this IC can be made into an direct R-S flip-flop. When both \bar{S}_D and \bar{R}_D are low, $Q = \bar{Q} = \text{high}$. However, when both of them changed to high at the same time, the status of Q and \bar{Q} cannot be anticipated. For use as a J-K flip-flop, keep \bar{S}_D and \bar{R}_D high. M74LS112AP is the same as M74LS76AP except for pin configuration.

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

FUNCTION TABLE (Note 1)

\bar{T}	\bar{S}_D	\bar{R}_D	J	K	Q	\bar{Q}
X	L	H	X	X	H	L
X	H	L	X	X	L	H
X	L	L	X	X	H*	H*
↓	H	H	H	H	Toggle	
↓	H	H	L	H	L	H
↓	H	H	H	L	H	L
↓	H	H	L	L	Q^0	\bar{Q}^0
H	H	H	X	X	Q^0	\bar{Q}^0

Note 1: ↓ : transition from high to low-level

X : irrelevant


* : $Q = \bar{Q} = \text{high}$ when $\bar{S}_D = \bar{R}_D = \text{low}$ and so when both \bar{S}_D and \bar{R}_D are set high, the status of Q and \bar{Q} cannot be anticipated.

Q^0 : level of Q before the indicated steady-state input conditions were established.

\bar{Q}^0 : level of \bar{Q} before the indicated steady-state input conditions were established.

Toggle : complement of previous state with ↓ transition of outputs

BLOCK DIAGRAM (EACH FLIP FLOP)



DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		- 0.5 ~ + 7	V
V_I	Input voltage		0.5 ~ + 15	V
V_O	Output voltage	High-level state	- 0.5 ~ V_{CC}	V
T_{opr}	Operating free-air ambient temperature range		20 ~ + 75	$^\circ\text{C}$
T_{stg}	Storage temperature range		- 65 ~ 150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$	0	- 400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4\text{V}$	0	4	mA
		$V_{OL} \geq 0.5\text{V}$	0	8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{IC}	Input clamp voltage	$V_{CC} = 4.75\text{V}$, $I_{IC} = 18\text{mA}$			1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75\text{V}$, $V_I = 0.8\text{V}$ $V_I = 2\text{V}$, $I_{OH} = 400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{V}$				
		$V_I = 0.8\text{V}$, $V_I = 2\text{V}$	$I_{OL} = 4\text{mA}$	0.25	0.4	V
			$I_{OL} = 8\text{mA}$	0.35	0.5	V
I_{IH}	High-level input current	J, K			20	μA
		$\overline{S_D}$, $\overline{R_D}$	$V_{CC} = 5.25\text{V}$, $V_I = 2.7\text{V}$		60	
		\overline{T}			80	
		J, K			0.1	mA
		$\overline{S_D}$, $\overline{R_D}$	$V_{CC} = 5.25\text{V}$, $V_I = 10\text{V}$		0.3	
\overline{T}			0.4			
I_{IL}	Low-level input current	J, K			- 0.4	mA
		$\overline{S_D}$, $\overline{R_D}$, \overline{T}	$V_{CC} = 5.25\text{V}$, $V_I = 0.4\text{V}$		- 0.8	
I_{OS}	Short-circuit output current (Note 3)	$V_{CC} = 5.25\text{V}$, $V_O = 0\text{V}$	20		100	mA
I_{CC}	Supply current	$V_{CC} = 5.25\text{V}$ (Note 4)		4	6	mA

* : All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$.

Note 2: $\overline{S_D}$ and $\overline{R_D}$ should not both be set to 0.4V simultaneously.

Note 3: All measurements should be done quickly, and not more than one output should be shorted at a time.


Note 4: I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, \overline{T} input is grounded.

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f_{max}	Maximum clock frequency		30	45		MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time from input \overline{T} to output Q, \overline{Q}	$C_L = 15\text{pF}$ (Note 5)		6	20	ns
t_{PHL}				7	20	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input $\overline{S_D}$, $\overline{R_D}$ to output Q, \overline{Q}			7	20	ns
t_{PHL}				7	20	ns

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOPS WITH SET AND RESET

Note 4: Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $t_w = 500\text{ns}$,
 $V_P = 3V_{P-P}$, $Z_O = 50\Omega$
- (2) C_L includes probe and jig capacitance.

TIMING REQUIREMENTS ($V_{CC} = 5V$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{w(\bar{T}H)}$	Clock input \bar{T} high pulse width		20	12		ns
$t_{w(\bar{S}_D, \bar{R}_D)}$	Direct set and reset inputs \bar{S}_D , \bar{R}_D pulse width		25	4		ns
t_r	Clock rise time			650	100	ns
t_f	Clock pulse fall time			900	100	ns
$t_{SU(H)}$	Setup time high J, K to \bar{T}		20	12		ns
$t_{SU(L)}$	Setup time low J, K to \bar{T}		20	12		ns
$t_{h(H)}$	Hold time high J, K to \bar{T}		0	-10		ns
$t_{h(L)}$	Hold time low J, K to \bar{T}		0	-6		ns

TIMING DIAGRAM (Reference level = 1.3V)




Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

