

MOS MEMORY INTERFACE

- Dual Inverting MOS Driver
- Low Standby Power Dissipation
- Versatile Interface Circuit for Use between TTL Levels and Level-Shifted High-Current, High-Voltage Systems
- Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or Driven Directly by a Voltage Source
- Designed to Be Functionally Interchangeable with National DS0026
- Capable of Driving High-Capacitance Loads
- Compatible with Many Popular MOS RAMs and MOS Shift Registers
- V_{CC} Supply Voltage Variable over Wide Range to 22 Volts Maximum with Respect to V_{EE}
- Operates from Standard Bipolar and/or MOS Supply Voltage
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation


description

The SN75369 is a monolithic dual MOS driver and interface circuit that operates with either current-source or voltage-source input signals. The device accepts appropriate level-shifted input signals from TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers.

The SN75369 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with V_{CC} supply voltage from 12 volts to 20 volts positive with respect to V_{EE} . However, it is designed so as to be usable over a wide range of V_{CC} .

Inputs of the SN75369 are referenced to the V_{EE} terminal and contain a series current-limiting resistor. The device will operate with either positive current input signals or voltage input signals that are positive with respect to V_{EE} . In many applications the V_{EE} terminal is connected to the MOS V_{DD} supply of -12 volts to -15 volts with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.

The SN75369 is characterized for operation from 0°C to 70°C .





NC - No internal connection

TYPE SN75369

DUAL MOS DRIVER

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of V_{CC} (see Note 1)	-0.5 V to 22 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	
JG package	825 mW
P package	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 60 seconds: JG package	300°C
Lead temperature 1/16 inch from case for 10 seconds: P package	260°C

- NOTES: 1. Voltage values are with respect to the V_{EE} terminal unless otherwise noted.
 2. For operation above 25°C free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 21. In the JG package, SN75369 chips are glass-mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	20	22	V
Operating free-air temperature, T_A	0		70	°C

definition of input logic levels

PARAMETER	MIN	TYP	MAX	UNIT
V_{IH} High-level input voltage	2.5		4.5	V
V_{IL} Low-level input voltage			0.5	V
I_{IH} High-level input current	8		20	mA
I_{IL} Low-level input current			27	mA

TYPE SN75369 DUAL MOS DRIVER

electrical characteristics over recommended ranges of V_{CC} and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS (See Note 3)	MIN	TYP†	MAX	UNIT		
V_{IK}	Input clamp voltage	$I_I = -15 \text{ mA}$		-1.5	V		
V_{OH}	High-level output voltage	$V_{IL} = 0.5 \text{ V}$, $I_{IL} = 0.7 \text{ mA}$	$I_{OH} = -50 \mu\text{A}$ $I_{OH} = -50 \mu\text{A}$		V		
		$V_{IL} = 0.5 \text{ V}$, $I_{IL} = 0.7 \text{ mA}$	$I_{OH} = -10 \text{ mA}$ $I_{OH} = -10 \text{ mA}$				
		$V_{CC} = 10 \text{ V to } 22 \text{ V}$, $V_{CC} = 10 \text{ V to } 22 \text{ V}$		$I_{OH} = 10 \text{ mA}$ $I_{OH} = 8 \text{ mA}$		$V_{CC} - 1$ $V_{CC} - 0.7$ $V_{CC} - 2.3$ $V_{CC} - 1.8$	
V_{OL}	Low-level output voltage	$V_{IH} = 2.5 \text{ V}$, $I_{IH} = 8 \text{ mA}$	$I_{OL} = 10 \text{ mA}$ $I_{OL} = 10 \text{ mA}$		V		
		$V_{CC} = 10 \text{ V to } 22 \text{ V}$, $V_{CC} = 10 \text{ V to } 22 \text{ V}$		0.15 0.2		0.3 0.4	
		$V_{CC} = 10 \text{ V to } 22 \text{ V}$, $V_{CC} = 10 \text{ V to } 22 \text{ V}$		$I_{OL} = 30 \text{ mA}$ $I_{OL} = 30 \text{ mA}$			
V_{OK}	Output clamp voltage	$V_I = 0 \text{ V}$, $I_I = 20 \text{ mA}$	$I_{OH} = 20 \text{ mA}$		V		
V_I	Input voltage	$I_I = 20 \text{ mA}$		3.7	5		
		$I_I = 8 \text{ mA}$		2.4	3		
		$I_I = 0.7 \text{ mA}$		0.4	0.6		
I_I	Input current	$V_I = 4.5 \text{ V}$		27	45		
		$V_I = 2.5 \text{ V}$		9	15		
		$V_I = 0.5 \text{ V}$			1.5		
$I_{CC(H)}$	Supply current from V_{CC} , both outputs high	$V_{CC} = 22 \text{ V}$, Both inputs at 0 V,	No load		0.5	mA	
$I_{CC(L)}$	Supply current from V_{CC} , both outputs low	$V_{CC} = 22 \text{ V}$, Both inputs at 3 V,	No load		7	12	mA

† All typical values are at $V_{CC} = 20 \text{ V}$ and $T_A = 25^\circ\text{C}$.


NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.

switching characteristics, $V_{CC} = 20 \text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLH}	$C_L = 390 \text{ pF}$, $R_D = 10 \Omega$, See Figure 1	8	16	24	ns
t_{DHL}		4	11	20	ns
t_{TLH}		8	18	30	ns
t_{THL}		6	16	30	ns
t_{PLH}		16	35	54	ns
t_{PHL}		10	28	50	ns

TYPE SN75369 DUAL MOS DRIVER

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, Z_{out} = 50 Ω.
B. C_L includes probe and jig capacitance.

FIGURE 1—SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS

TOTAL DISSIPATION
(BDTH DRIVERS)

VS
FREQUENCY





FIGURE 2

TYPICAL APPLICATION DATA

Applications of the SN75369 used as an interface device in systems converting TTL signals to negative-polarity MOS clock signals are shown in Figures 3 and 4. In both applications the SN75369 V_{EE} pin is connected to a negative MOS supply voltage. Figure 3 and 4 show the use of the SN75369 over a wide range of V_{CC} supply voltages. The device may even be used as a TTL level driver, if desired, by connecting V_{CC} to 5 volts.

Both applications shown require negative level shifting from positive voltage levels to the inputs of the SN75369, which are referenced to the V_{EE} terminal. A p-n-p transistor current source is used to level shift in Figure 3. Resistor R sets the current and an open-collector TTL gate is used to switch the p-n-p transistor. Figure 4 shows capacitive coupling being used to level shift. The SN7437 TTL buffer gate is used as a voltage source driver with pull-up resistor R providing additional high-level drive. The value of coupling capacitor C depends on the frequency and characteristics of the signal applied to the capacitor.

The fast switching speeds of the SN75369 may produce undesirable output transient overshoot because of load or wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient overshoot. The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A typical value would be between $10\ \Omega$ and $30\ \Omega$. See Figure 5.




- NOTES: A. $R \approx 350\ \Omega$ to $500\ \Omega$.
B. Q is 2N3829 or equivalent.

FIGURE 3—MOS RAM CLOCK DRIVER SYSTEM WITH P-N-P TRANSISTOR CURRENT SOURCE USED TO SHIFT LEVELS TO INPUTS OF SN75369


TYPE SN75369 DUAL MOS DRIVER

TYPICAL APPLICATION DATA



NOTE A: $R \approx 100 \Omega$ to 250Ω .

FIGURE 4—MOS SHIFT REGISTER CLOCK DRIVER SYSTEM WITH CAPACITIVE COUPLING USED TO SHIFT LEVELS TO INPUTS OF SN75369



NOTE: $R_D \approx 10 \Omega$ to 30Ω (optional)

FIGURE 5—USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75369 APPLICATIONS