

HD74LS170 ● 4-by-4 Register File (with open collector outputs)

The HD74LS170 is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.


Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal.

Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, G_W , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches.


When the read-enable input, G_R , is high, the data outputs are inhibited and remain high, the individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word.

When the read address is made in conjunction with the read-enable signal the word appears at the four outputs.

■ BLOCK DIAGRAM



■ PIN ARRANGEMENT



■ FUNCTION TABLE

Write Inputs			Word			
W_R	W_A	G_W	0	1	2	3
L	L	L	$Q_0 = D_0$	$Q_1 = D_1$	$Q_2 = D_2$	$Q_3 = D_3$
L	H	L	$Q_0 = D_0$	$Q_1 = D_1$	$Q_2 = D_2$	$Q_3 = D_3$
H	L	L	$Q_0 = D_0$	$Q_1 = D_1$	$Q_2 = D_2$	$Q_3 = D_3$
H	H	L	$Q_0 = D_0$	$Q_1 = D_1$	$Q_2 = D_2$	$Q_3 = D_3$
X	X	H	$Q_0 = Q_0$	$Q_1 = Q_1$	$Q_2 = Q_2$	$Q_3 = Q_3$

Read Inputs			Outputs			
W_R	W_A	G_W	0	1	2	3
L	L	L	$W_0 B_1$	$W_0 B_2$	$W_0 B_3$	$W_0 B_4$
L	H	L	$W_1 B_1$	$W_1 B_2$	$W_1 B_3$	$W_1 B_4$
H	L	L	$W_2 B_1$	$W_2 B_2$	$W_2 B_3$	$W_2 B_4$
H	H	L	$W_3 B_1$	$W_3 B_2$	$W_3 B_3$	$W_3 B_4$
X	X	H	H	H	H	H

- Notes: H = high level, L = low level, X = irrelevant.
 (Q=D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
 Q_0 = The level of Q before the indicated input conditions were established.
 $W_0 B_1$ = The first bit of word 0, etc.

RECOMMENDED OPERATING CONDITIONS

Item		Symbol	min	typ	max	Unit
Supply Voltage		V_{CC}	4.75	5	5.25	V
Output Voltage		V_{OH}	—	—	5.5	V
Output Current		I_{OL}	—	—	8	mA
Pulse width	Read enable	t_w	25	—	—	ns
	Write enable		60	—	—	
Setup Time	Data input	t_{su}	10	—	—	ns
	Write select		15	—	—	
Hold Time	Data input	t_h	15	—	—	ns
	Write select		5	—	—	
Latch time		t_{latch}	60	—	—	ns

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$)

Item		Symbol	Test Condition	min	typ*	max	Unit
Input Voltage		V_{IH}		2.0	—	—	V
		V_{IL}		—	—	0.8	V
Output Current		I_{OH}	$V_{CC}=4.75\text{V}, V_{OH}=5.5\text{V}, V_{IL}=0.8\text{V}, V_{IH}=2\text{V}$	—	—	100	μA
Output Voltage		V_{OL}	$V_{CC}=4.75\text{V}, V_{IH}=2\text{V}, V_{IL}=0.8\text{V}$	$I_{OL}=4\text{mA}$	—	0.4	V
				$I_{OL}=8\text{mA}$	—	0.5	
Input Current	Any D, R or W G _R or G _w	I_{IH}	$V_{CC}=5.25\text{V}, V_I=2.7\text{V}$	—	—	20	μA
	—			—	40		
	Any D, R or W G _R or G _w	I_{IL}	$V_{CC}=5.25\text{V}, V_I=0.4\text{V}$	—	—	-0.4	mA
	—			—	-0.8		
Supply Current	Any D, R or W G _R or G _w	I_i	$V_{CC}=5.25\text{V}, V_I=7\text{V}$	—	—	0.1	mA
	—			—	0.2		
Supply Current		I_{CC}^{**}	$V_{CC}=5.25\text{V}$	—	25	40	mA
Input clamp voltage		V_{IK}	$V_{CC}=4.75\text{V}, I_{IH}=-18\text{mA}$	—	—	-1.5	V


* $V_{CC}=5\text{V}, T_a=25^\circ\text{C}$

** : Typical I_{CC} shown is an average for 50% duty cycle. Maximum I_{CC} is guaranteed for the following worst case conditions: 4.5V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

SWITCHING CHARACTERISTICS ($V_{CC}=5\text{V}, T_a=25^\circ\text{C}$)

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Propagation Delay Time	t_{PLH}	Read enable	$Q_1 \sim Q_4$	$C_L=15\text{pF}$ $R_L=2\text{k}\Omega$	—	20	30	ns
	t_{PHL}	Read select	$Q_1 \sim Q_4$		—	20	30	
	t_{PLH}	Write enable	$Q_1 \sim Q_4$		—	25	40	
	t_{PHL}	Write enable	$Q_1 \sim Q_4$		—	24	40	
	t_{PLH}	Data	$Q_1 \sim Q_4$		—	30	45	
	t_{PHL}	Data	$Q_1 \sim Q_4$		—	26	40	
	t_{PLH}	Data	$Q_1 \sim Q_4$		—	30	45	
	t_{PHL}	Data	$Q_1 \sim Q_4$		—	22	30	


TESTING METHOD



- Notes: 1. C_L includes probe and jig capacitance.
2. All diodes are 1S2074 (Ⓢ).


HD74LS170

Waveform-1







- Notes:
1. High-level input pulses at the select and data inputs are illustrated in Waveform-1; however, times associated with low-level pulses are measured from the same reference points.
 2. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
 3. Input pulse; $t_{TLH} \leq 15\text{ns}$, $t_{TTL} \leq 6\text{ns}$, $PRR \leq 1\text{MHz}$, duty cycle 50%.


Waveform-2



Note: In Waveform-2, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with $W_A=R_A$ and $W_B=R_B$. During the test G_R is low.



Hitachi Code	DP-16
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.07 g



Hitachi Code	FP-16DN
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	0.15 g

*Dimension including the plating thickness
Base material dimension

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL North America : <http://semiconductor.hitachi.com/>
Europe : <http://www.hitachi-eu.com/hel/ecg>
Asia (Singapore) : <http://www.has.hitachi.com.sg/grp3/sicd/index.htm>
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : <http://www.hitachi.com.hk/eng/bo/grp3/index.htm>
Japan : <http://www.hitachi.co.jp/Sicd/indx.htm>

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533

Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building, No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.

HITACHI