

# FAST 74F160A, 74F161A, 74F162A, 74F163A Counters

'F160A, 'F162A BCD Decade Counter  
'F161A, 'F163A 4-Bit Binary Counter  
*Product Specification*

## FAST Products

### FEATURES

- Synchronous counting and loading
- Two Count Enable inputs for n-bit cascading
- Positive edge-triggered Clock
- Asynchronous Reset ('F160A, 'F161A)
- Synchronous Reset ('F162A, 'F163A)
- High-speed synchronous expansion
- Typical count rate of 120MHz

### DESCRIPTION

Synchronous presettable decade ('F160A, 'F162A) and 4-bit ('F161A, 'F163A) counters feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The Clock input is buffered.

| TYPE    | TYPICAL $f_{MAX}$ | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|-------------------|--------------------------------|
| 74F160A | 130MHz            | 46mA                           |
| 74F161A | 130MHz            | 46mA                           |
| 74F162A | 130MHz            | 46mA                           |
| 74F163A | 130MHz            | 46mA                           |

### ORDERING INFORMATION

| PACKAGES           | COMMERCIAL RANGE<br>$V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$ |
|--------------------|---|
| 16-Pin Plastic DIP | N74F160AN, N74F161AN<br>N74F162AN, N74F163AN                                    |
| 16-Pin Plastic SO  | N74F160AD, N74F161AD<br>N74F162AD, N74F163AD                                    |


### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

| PINS                            | DESCRIPTION                                  | 74F(U.L.)<br>HIGH/LOW | LOAD VALUE<br>HIGH/LOW |
|---------------------------------|--|-----------------------|------------------------|
| CEP                             | Count Enable Parallel input                  | 1.0/1.0               | 20 $\mu$ A/0.6mA       |
| CET                             | Count Enable Trickle input                   | 1.0/2.0               | 20 $\mu$ A/1.2mA       |
| CP                              | Clock Pulse input (active rising edge)       | 1.0/1.0               | 20 $\mu$ A/0.6mA       |
| MR                              | Asynchronous Master Reset input (active-Low) | 1.0/1.0               | 20 $\mu$ A/0.6mA       |
| SR                              | Synchronous Reset input (active-Low)         | 1.0/2.0               | 20 $\mu$ A/1.2mA       |
| D <sub>0</sub> - D <sub>3</sub> | Parallel data inputs                         | 1.0/1.0               | 20 $\mu$ A/0.6mA       |
| PE                              | Parallel Enable input (active-Low)           | 1.0/2.0               | 20 $\mu$ A/1.2mA       |
| Q <sub>0</sub> - Q <sub>3</sub> | Flip-flop outputs                            | 50/33                 | 1.0mA/20mA             |
| TC                              | Terminal Count output                        | 50/33                 | 1.0mA/20mA             |


#### NOTE:

1. One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.


### PIN CONFIGURATION



### LOGIC SYMBOL




### LOGIC SYMBOL (IEEE/IEC)




Counters

FAST 74F160A, 74F161A, 74F162A, 74F163A


PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL




PIN CONFIGURATION




LOGIC SYMBOL




LOGIC SYMBOL




PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL



# Counters

# FAST 74F160A, 74F161A, 74F162A, 74F163A

The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable (PE) input disables the counting action and causes the data at the D<sub>0</sub> - D<sub>3</sub> inputs to be loaded into the counter on the positive-going edge of the clock (providing that the setup and hold requirements for PE are met). Preset takes place regardless of the levels at Count Enable (CEP, CET) inputs.

A Low level at the Master Reset (MR) input sets all four outputs of the flip-flops (Q<sub>0</sub> - Q<sub>3</sub>) in 'F160A and 'F161A to Low levels, regardless of the levels at CP, PE, CET and CEP


inputs (thus providing an asynchronous clear function).

For the 'F162A and 'F163A, the clear function is synchronous. A Low level at the Reset (SR) input sets all four outputs of the flip-flops (Q<sub>0</sub> - Q<sub>3</sub>) to Low levels after the next positive-going transition on the Clock (CP) input (providing that the setup and hold requirements for MR are met). This action occurs regardless of the levels at PE, CET, and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate (see Figure A).

The carry look-ahead simplifies serial cascading of the counters. Both Count Enable inputs (CEP and CET) must be High to count. The CET input is fed forward to enable the TC output. The TC output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of Q<sub>0</sub>. This pulse can be used to enable the next cascaded stage (see Figure B).

The TC output is subject to decoding spikes due to internal race conditions. Therefore, it is not recommended for use as clock or asynchronous reset for flip-flops, registers, or counters.


## STATE DIAGRAMS




Counters

FAST 74F160A, 74F161A, 74F162A, 74F163A

LOGIC DIAGRAM, 'F160A, 'F162A



LOGIC DIAGRAM, 'F161A, 'F163A



## Counters

## FAST 74F160A, 74F161A, 74F162A, 74F163A

MODE SELECT — FUNCTION TABLE, 'F160A, 'F161A

| OPERATING MODE    | INPUTS          |    |     |                  |                 |       | OUTPUTS |     |
|-------------------|-----------------|----|-----|------------------|-----------------|-------|---------|-----|
|                   | $\overline{MR}$ | CP | CEP | CET              | $\overline{PE}$ | $D_n$ | $Q_n$   | TC  |
| Reset (clear)     | L               | X  | X   | X                | X               | X     | L       | L   |
| Parallel load     | H               | ↑  | X   | X                | l               | l     | L       | L   |
|                   | H               | ↑  | X   | X                | l               | h     | H       | (1) |
| Count             | H               | ↑  | h   | h                | h               | X     | count   | (1) |
| Hold (do nothing) | H               | X  | l   | X                | h               | X     | $q_n$   | (1) |
|                   | H               | X  | X   | l <sup>(2)</sup> | h               | X     | $q_n$   | L   |

MODE SELECT — FUNCTION TABLE, 'F162A, 'F163A

| OPERATING MODE    | INPUTS          |    |     |     |                 |       | OUTPUTS |     |
|-------------------|-----------------|----|-----|-----|-----------------|-------|---------|-----|
|                   | $\overline{SR}$ | CP | CEP | CET | $\overline{PE}$ | $D_n$ | $Q_n$   | TC  |
| Reset (clear)     | l               | ↑  | X   | X   | X               | X     | L       | L   |
| Parallel load     | h               | ↑  | X   | X   | l               | l     | L       | L   |
|                   | h               | ↑  | X   | X   | l               | h     | H       | (2) |
| Count             | h               | ↑  | h   | h   | h               | X     | count   | (2) |
| Hold (do nothing) | h               | X  | l   | X   | h               | X     | $q_n$   | (2) |
|                   | h               | X  | X   | l   | h               | X     | $q_n$   | L   |

H = High voltage level steady state.

L = Low voltage level steady state.

h = High voltage level one setup time prior to the Low-to-High clock transition.

l = Low voltage level one setup time prior to Low-to-High clock transition.

X = Don't care.

q = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition.

↑ = Low-to-High clock transition.

## NOTES:

(1) The TC output is High when CET is High and the counter is at Terminal Count (HHHH for 'F161A and HLLH for 'F160A).

(2) The TC output is High when CET is High and the counter is at Terminal Count (HLLH for 'F162A and HHHH for 'F163A).

## Counters

## FAST 74F160A, 74F161A, 74F162A, 74F163A

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

| SYMBOL           | PARAMETER                                      | RATING                   | UNIT |
|------------------|--|--------------------------|------|
| V <sub>CC</sub>  | Supply voltage                                 | -0.5 to +7.0             | V    |
| V <sub>IN</sub>  | Input voltage                                  | -0.5 to +7.0             | V    |
| I <sub>IN</sub>  | Input current                                  | -30 to +5                | mA   |
| V <sub>OUT</sub> | Voltage applied to output in High output state | -0.5 to +V <sub>CC</sub> | V    |
| I <sub>OUT</sub> | Current applied to output in Low output state  | 40                       | mA   |
| T <sub>A</sub>   | Operating free-air temperature range           | 0 to +70                 | °C   |

**RECOMMENDED OPERATING CONDITIONS**

| SYMBOL          | PARAMETER                      | LIMITS |     |      | UNIT |
|-----------------|--------------------------------|--------|-----|------|------|
|                 |                                | Min    | Nom | Max  |      |
| V <sub>CC</sub> | Supply voltage                 | 4.50   | 5.0 | 5.50 | V    |
| V <sub>IH</sub> | High-level input voltage       | 2.0    |     |      | V    |
| V <sub>IL</sub> | Low-level input voltage        |        |     | 0.8  | V    |
| I <sub>IK</sub> | Input clamp current            |        |     | -18  | mA   |
| I <sub>OH</sub> | High-level output current      |        |     | -1   | mA   |
| I <sub>OL</sub> | Low-level output current       |        |     | 20   | mA   |
| T <sub>A</sub>  | Operating free-air temperature | 0      |     | 70   | °C   |

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL          | PARAMETER                                 | TEST CONDITIONS <sup>1</sup>   | LIMITS               |                  |           | UNIT |
|-----------------|---|--|----------------------|------------------|-----------|------|
|                 |   |  | Min                  | Typ <sup>2</sup> | Max       |      |
| V <sub>OH</sub> | High-level output voltage                 | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = MAX, I <sub>OH</sub> = MAX<br>V <sub>IH</sub> = MIN, | ± 10%V <sub>CC</sub> | 2.5              |           | V    |
|                 |   |  | ± 5%V <sub>CC</sub>  | 2.7              | 3.4       | V    |
| V <sub>OL</sub> | Low-level output voltage                  | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = MAX, I <sub>OL</sub> = MAX<br>V <sub>IH</sub> = MIN, | ± 10%V <sub>CC</sub> |                  | 0.35 0.50 | V    |
|                 |   |  | ± 5%V <sub>CC</sub>  |                  | 0.35 0.50 | V    |
| V <sub>IK</sub> | Input clamp voltage                       | V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>  |                      | -0.73            | -1.2      | V    |
| I <sub>I</sub>  | Input current at maximum input voltage    | V <sub>CC</sub> = MAX, V <sub>I</sub> = 7.0V   |                      |                  | 100       | μA   |
| I <sub>IH</sub> | High-level input current                  | CET, SR, PE  |                      |                  | 40        | μA   |
|                 |   | Other inputs   |                      |                  | 20        | μA   |
| I <sub>IL</sub> | Low-level input current                   | CET, SR, PE  |                      |                  | -1.2      | mA   |
|                 |   | Other inputs   |                      | -0.4             | -0.6      | mA   |
| I <sub>OS</sub> | Short-circuit output current <sup>3</sup> | V <sub>CC</sub> = MAX  | -60                  |                  | -150      | mA   |
| I <sub>CC</sub> | Supply current <sup>4</sup> (total)       | I <sub>CC</sub> H  |                      | 42               | 55        | mA   |
|                 |   | I <sub>CC</sub> L  |                      | 49               | 65        | mA   |

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of High-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- I<sub>CC</sub>H is measured with PE input High, again with PE input Low, all other inputs High and outputs open. I<sub>CC</sub>L is measured with Clock input High, again with Clock input Low all other inputs Low, and outputs open.

## Counters

## FAST 74F160A, 74F161A, 74F162A, 74F163A

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL                               | PARAMETER                                 | TEST CONDITIONS         | 74F160A, 74F162A  |            |             |  |             | UNIT |
|--------------------------------------|---|-------------------------|---|------------|-------------|--|-------------|------|
|                                      |   |                         | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |            |             | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |             |      |
|                                      |   |                         | Min   | Typ        | Max         | Min  | Max         |      |
| f <sub>MAX</sub>                     | Maximum clock frequency                   | Waveform 1              | 100   | 130        |             | 90   |             | MHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>n</sub> | Waveform 1<br>PE = High | 2.0<br>4.0  | 4.5<br>7.0 | 7.0<br>10.0 | 2.0<br>4.0   | 8.0<br>11.0 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>n</sub> | Waveform 1<br>PE = Low  | 2.0<br>4.0  | 4.5<br>6.0 | 7.5<br>8.5  | 2.0<br>4.0   | 8.5<br>9.5  | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to TC             | Waveform 1              | 4.5<br>4.5  | 10<br>10   | 10.5<br>9.5 | 4.5<br>4.5   | 15<br>15    | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CET to TC            | Waveform 2              | 1.5<br>2.5  | 4.5<br>4.5 | 6.5<br>7.0  | 1.5<br>2.5   | 8.5<br>8.5  | ns   |
| t <sub>PHL</sub>                     | Propagation delay<br>MR to Q <sub>n</sub> | 'F160A                  | 6.5   | 9.0        | 12          | 6.5  | 13          | ns   |
| t <sub>PHL</sub>                     | Propagation delay<br>MR to TC             | 'F160A                  | 6.0   | 8.0        | 10.0        | 5.5  | 11.0        | ns   |

## AC SETUP REQUIREMENTS

| SYMBOL                                   | PARAMETER                                       | TEST CONDITIONS | 74F160A, 74F162A  |     |     |  |     | UNIT |
|--|---|-----------------|---|-----|-----|--|-----|------|
|  |   |                 | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |     | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |      |
|  |   |                 | Min   | Typ | Max | Min  | Max |      |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>D <sub>n</sub> to CP | Waveform 5      | 5.0<br>5.0  |     |     | 5.5<br>5.0   |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>D <sub>n</sub> to CP  | Waveform 5      | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>PE or SR to CP       | Waveform 5 or 6 | 11<br>7.0   |     |     | 11.0<br>7.0  |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>PE or SR to CP        | Waveform 5 or 6 | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>CEP or CET to CP     | Waveform 4      | 11.0<br>6.0   |     |     | 11.0<br>7.5  |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>CEP or CET to CP      | Waveform 4      | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Clock pulse width (load),<br>High or Low        | Waveform 1      | 4.0<br>5.0  |     |     | 4.0<br>6.5   |     | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Clock pulse width (count),<br>High or Low       | Waveform 1      | 4.0<br>5.5  |     |     | 4.0<br>6.0   |     | ns   |
| t <sub>w</sub> (L)                       | MR pulse width Low                              | 'F160A          | 5.0   |     |     | 5.0  |     | ns   |
| t <sub>rec</sub>                         | Recovery time,<br>MR to CP                      | 'F160A          | 5.0   |     |     | 6.0  |     | ns   |

## Counters

## FAST 74F160A, 74F161A, 74F162A, 74F163A

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL                               | PARAMETER                                 |        | TEST CONDITIONS         | 74F161A, 74F163A  |            |              |  |              | UNIT |
|--------------------------------------|---|--------|-------------------------|---|------------|--------------|--|--------------|------|
|                                      |   |        |                         | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |            |              | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |              |      |
|                                      |   |        |                         | Min   | Typ        | Max          | Min  | Max          |      |
| f <sub>MAX</sub>                     | Maximum clock frequency                   |        | Waveform 1              | 100   | 130        |              | 90   |              | MHz  |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>n</sub> |        | Waveform 1<br>PE = High | 2.0<br>4.0  | 4.0<br>6.5 | 6.5<br>10.5  | 2.0<br>4.0   | 7.0<br>11.0  | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to Q <sub>n</sub> |        | Waveform 1<br>PE = Low  | 2.0<br>3.5  | 4.5<br>5.5 | 6.5<br>8.5   | 2.0<br>3.5   | 7.5<br>9.5   | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CP to TC             |        | Waveform 1              | 5.0<br>4.5  | 7.5<br>7.5 | 10.5<br>10.5 | 5.0<br>4.0   | 11.5<br>11.5 | ns   |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Propagation delay<br>CET to TC            |        | Waveform 2              | 1.5<br>2.5  | 3.5<br>5.0 | 6.5<br>7.5   | 1.5<br>2.5   | 7.0<br>8.0   | ns   |
| t <sub>PHL</sub>                     | Propagation delay<br>MR to Q <sub>n</sub> | 'F161A | Waveform 3              | 6.5   | 8.5        | 12.5         | 5.5  | 13           | ns   |
| t <sub>PHL</sub>                     | Propagation delay<br>MR to TC             | 'F161A | Waveform 3              | 6.0   | 8.5        | 11.0         | 5.0  | 12.0         | ns   |

## AC SETUP REQUIREMENTS


| SYMBOL                                   | PARAMETER                                       |        | TEST CONDITIONS | 74F161A, 74F163A  |     |     |  |     | UNIT |
|--|---|--------|-----------------|---|-----|-----|--|-----|------|
|  |   |        |                 | T <sub>A</sub> = +25°C<br>V <sub>CC</sub> = +5.0V<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |     | T <sub>A</sub> = 0°C to +70°C<br>V <sub>CC</sub> = +5.0V ± 10%<br>C <sub>L</sub> = 50pF<br>R <sub>L</sub> = 500Ω |     |      |
|  |   |        |                 | Min   | Typ | Max | Min  | Max |      |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>D <sub>n</sub> to CP |        | Waveform 5      | 5.0<br>5.0  |     |     | 5.0<br>5.0   |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>D <sub>n</sub> to CP  |        | Waveform 5      | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>PE or SR to CP       |        | Waveform 5 or 6 | 9.0<br>6.5  |     |     | 9.5<br>7.0   |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>PE or SR to CP        |        | Waveform 5 or 6 | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>s</sub> (H)<br>t <sub>s</sub> (L) | Setup time, High or Low<br>CEP or CET to CP     |        | Waveform 4      | 10.5<br>7.0   |     |     | 10.5<br>7.0  |     | ns   |
| t <sub>h</sub> (H)<br>t <sub>h</sub> (L) | Hold time, High or Low<br>CEP or CET to CP      |        | Waveform 4      | 0<br>0  |     |     | 0<br>0   |     | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Clock pulse width (load),<br>High or Low        |        | Waveform 1      | 4.0<br>5.0  |     |     | 4.0<br>5.5   |     | ns   |
| t <sub>w</sub> (H)<br>t <sub>w</sub> (L) | Clock pulse width (count),<br>High or Low       |        | Waveform 1      | 4.0<br>6.0  |     |     | 4.0<br>7.0   |     | ns   |
| t <sub>w</sub> (L)                       | MR pulse width Low                              | 'F161A | Waveform 3      | 4.5   |     |     | 4.5  |     | ns   |
| t <sub>rec</sub>                         | Recovery time,<br>MR to CP                      | 'F161A | Waveform 3      | 6.0   |     |     | 6.5  |     | ns   |




Counters

FAST 74F160A, 74F161A, 74F162A, 74F163A


AC WAVEFORMS




Waveform 1. Clock to Output Delays, Maximum Clock Frequency, and Clock Pulse Width




Waveform 2. Propagation Delays CET Input to TC Output




Waveform 3. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time ('F160A, 'F161A)



Waveform 4. CEP and CET Setup and Hold Times



Waveform 5. Synchronous Reset Setup and Hold Times




Waveform 6. Parallel Data and Parallel Enable Setup and Hold Times

NOTE: For all waveforms,  $V_M = 1.5V$ .  
The shaded areas indicate when the input is permitted to change for predictable output performance.

# Counters

# FAST 74F160A, 74F161A, 74F162A, 74F163A

## APPLICATION



## TEST CIRCUIT AND WAVEFORMS

**Test Circuit for Totem-Pole Outputs**

**DEFINITIONS**  
 $R_L$  = Load resistor to GND; see AC CHARACTERISTICS for value.  
 $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.  
 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

**Input Pulse Definition**

$V_M = 1.5V$

| FAMILY | INPUT PULSE REQUIREMENTS |           |             |           |           |
|--------|--------------------------|-----------|-------------|-----------|-----------|
|        | Amplitude                | Rep. Rate | Pulse Width | $t_{TLH}$ | $t_{THL}$ |
| 74F    | 3.0V                     | 1MHz      | 500ns       | 2.5ns     | 2.5ns     |