General Description

The SiI 151A receiver uses PanelLink Digital technology to support high resolution displays up to SXGA. The SiI 151A receiver supports up to true color panels (24 bit/pixel, 16.7M colors) in 1 or 2 pixels/clock mode. In addition, the receiver data output is time staggered to reduce ground bounce that affects EMI. Since all PanelLink products are designed on scaleable CMOS architecture to support future performance requirements while maintaining the same logical interface, system designers can be assured that the interface will be fixed through a number of technology and performance generations.

PanelLink Digital technology simplifies PC and display interface design by resolving many of the system level issues associated with high-speed mixed signal design, providing the system designer with a digital interface solution that is quicker to market and lower in cost.

Features

- Low Power: 3.3V core operation
- Time staggered data output for reduced ground bounce
- Sync Detect: for Plug & Display "Hot Plugging"
- Cable Distance Support: over 5m with twisted-pair, fiber-optics ready
- Compliant with DVI 1.0 (DVI is backwards compatible with VESA® P&D™ and DFP)

SiI 151A Pin Diagram



Functional Block Diagram



Absolute Maximum Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{CC}	Supply Voltage 3.3V	-0.3		4.0	V
V_I	Input Voltage	-0.3		V_{CC}+ 0.3	V
V_O	Output Voltage	-0.3		V_{CC}+ 0.3	V
T_A	Ambient Temperature (with power applied)	-25		105	°C
T_{STG}	Storage Temperature	-40		125	°C
θ_{JA}	Thermal Resistance (Junction to Ambient)		53		°C/W

Notes: [1] Permanent device damage may occur if absolute maximum conditions are exceeded.
[2] Functional operation should be restricted to the conditions described under Normal Operating Conditions.

Normal Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{CC}	Supply Voltage	3.00	3.3	3.6	V
V_{CCN}	Supply Voltage Noise			100	mV_{P-P}
T_A	Ambient Temperature (with power applied)	0	25	70	°C

DC Digital I/O Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{IH}	High-level Input Voltage		2			V
V_{IL}	Low-level Input Voltage				0.8	V
V_{OH}	High-level Output Voltage		2.4			V
V_{OL}	Low-level Output Voltage				0.4	V
V_{CINL}	Input Clamp Voltage[1]	I_{CL} = -18mA			GND -0.8	V
V_{CIPL}	Input Clamp Voltage[1]	I_{CL} = 18mA			IVCC + 0.8	V
V_{CONL}	Output Clamp Voltage[1]	I_{CL} = -18mA			GND -0.8	V
V_{COPL}	Output Clamp Voltage[1]	I_{CL} = 18mA			OVCC + 0.8	V
I_{OL}	Output Leakage Current	High Impedance	-10		10	µA

Note: [1] Guaranteed by design. Voltage undershoot or overshoot cannot exceed absolute maximum conditions for a pulse of greater than 3 ns or one third of the clock cycle.

DC Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{OHD}	Output High Drive Data and Controls	$V_{OUT} = V_{OH}$; ST = 1 ST = 0	4.2 2.1	8 4	18 9	mA
I_{OLD}	Output Low Drive Data and Controls	$V_{OUT} = V_{OL}$; ST = 1 ST = 0	-5.2 -2.6	-5.5 -2.75	-11 -5.5	mA
I_{OHC}	ODCK High Drive	$V_{OUT} = V_{OH}$; ST = 1 ST = 0	8.5 4.2	17 9	37 18	mA
I_{OLC}	ODCK Low Drive	$V_{OUT} = V_{OL}$; ST = 1 ST = 0	-10.4 -5.2	-16 -8	-23 -11	mA
V_{ID}	Differential Input Voltage Single Ended Amplitude		75		1000	mV
I_{PD}	Power-down Current[2]				10	mA
I_{CCR}	Receiver Supply Current: C_{LOAD}= 10pF R_{EXT_SWING} = 510Ω With either ODCK=56MHz, 2-pixel/clock mode, or ODCK=112MHz, 1-pixel/clock mode	Typical Pattern[3]		185	240	mA
		Worse Case Pattern[4]		230	310	mA

Notes: [1] Guaranteed by design.

[2] The transmitter must be in power-down mode, powered off, or disconnected for the current to be under this maximum.

[3] The Typical Pattern contains a gray scale area, checkerboard area, and text.

[4] Black and white checkerboard pattern, each checker is two pixel wide.

AC Specifications

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T_{DPS}	Intra-Pair (+ to -) Differential Input Skew[1]	112MHz			360	ps
T_{CCS}	Channel to Channel Differential Input Skew[1]	112MHz			6	ns
T_{IJIT}	Worst Case Differential Input Clock Jitter tolerance[2,3]	65 MHz			465	ps
		112 MHz			270	ps
D_{LHT}	Low-to-High Transition Time : Data and Controls (56 MHz, 2-pixel/clock, PIXS=1)	C_L = 10pF; ST = 1			3.0	ns
		C_L = 5pF; ST = 0			4.7	ns
	Low-to-High Transition Time : Data and Controls (112 MHz, 1-pixel/clock, PIXS=0)	C_L = 10pF; ST = 1			3.1	ns
		C_L = 5pF; ST = 0			5.0	ns
	ODCK (56 MHz, 2-pixel/clock, PIXS=1)	C_L = 10pF; ST = 1			2.0	ns
		C_L = 5pF; ST = 0			2.9	ns
	ODCK (112 MHz, 1-pixel/clock, PIXS=0)	C_L = 10pF; ST = 1			2.0	ns
		C_L = 5pF; ST = 0			2.8	ns
D_{HLT}	High-to-Low Transition Time: Data and Controls (56 MHz, 2-pixel/clock, PIXS=1)	C_L = 10pF; ST = 1			2.8	ns
		C_L = 5pF; ST = 0			3.9	ns
	High-to-Low Transition Time: Data and Controls (112MHz, 1-pixel/clock, PIXS=0)	C_L = 10pF; ST = 1			2.7	ns
		C_L = 5pF; ST = 0			3.7	ns
	ODCK (56 MHz, 2-pixel/clock, PIXS=1)	C_L = 10pF; ST = 1			1.5	ns
		C_L = 5pF; ST = 0			2.5	ns
	ODCK (112 MHz, 1-pixel/clock, PIXS=0)	C_L = 10pF; ST = 1			1.5	ns
		C_L = 5pF; ST = 0			2.3	ns
T_{SETUP}	Data, DE, VSYNC, HSYNC, and CTL[3:1] Setup Time to ODCK falling edge (OCK_INV = 0) or to ODCK rising edge (OCK_INV = 1) at 112 MHz *OCK_INV = 1	C_L = 10pF; ST = 1	1.7 *1.3			ns
		C_L = 5pF; ST = 0	1.1 *0.9			ns
T_{HOLD}	Data, DE, VSYNC, HSYNC, and CTL[3:1] Hold Time to ODCK falling edge, (OCK_INV = 0) or to ODCK rising edge (OCK_INV = 1) at 112 MHz, PIXS=0 *OCK_INV = 0	C_L = 10pF; ST = 1	5.6 *4.7			ns
		C_L = 5pF; ST = 0	6.0 *6.0			ns

Notes:
1. Guaranteed by design.
2. Jitter defined as per DVI 1.0 Specification, Section 4.6 *Jitter Specification*.
3. Jitter measured with Clock Recovery Unit as per DVI 1.0 Specification, Section 4.7 *Electrical Measurement Procedures*.
4. Output clock duty cycle is independent of the differential input clock duty cycle and the IDCK duty cycle.
5. Measured when transmitter was powered down (see SiI /AN-0005 "PanelLink Basic Design/Application Guide," Section 2.4).

AC Specifications *(continued)*

Under normal operating conditions unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
R_{CIP}	ODCK Cycle Time[1] (1-pixel/clock)		8.9		40	ns
F_{CIP}	ODCK Frequency[1] (1-pixel/clock)		25		112	MHz
R_{CIP}	ODCK Cycle Time[1] (2-pixels/clock)		17.8		80	ns
F_{CIP}	ODCK Frequency[1] (2-pixels/clock)		12.5		56	MHz
R_{CIH}	ODCK High Time[4] (112MHz, 1-pixel/clock, PIXS = 0)	C_L = 10pF; ST = 1	3.0			ns
		C_L = 5pF; ST = 0	1.1			ns
R_{CIL}	ODCK Low Time[4] (112MHz, 1-pixel/clock, PIXS = 0)	C_L = 10pF; ST = 1	3.5			ns
		C_L = 5pF; ST = 0	2.1			ns
T_{PDL}	Delay from PD or PDO Low to high impedance outputs[1]				10	ns
T_{HSC}	Link disabled (DE inactive) to SCDT low[1]			100		ms
	Link disabled (Tx power down) to SCDT low[5]				250	ms
T_{FSC}	Link enabled (DE active) to SCDT high[1]			25		DE edges
T_{ST}	ODCK high to even data output[1]			0.25		R_{CIP}

Notes:
1. Guaranteed by design.
2. Jitter defined as per DVI 1.0 Specification, Section 4.6 *Jitter Specification*.
3. Jitter measured with Clock Recovery Unit as per DVI 1.0 Specification, Section 4.7 *Electrical Measurement Procedures*.
4. Output clock duty cycle is independent of the differential input clock duty cycle and the IDCK duty cycle.
5. Measured when transmitter was powered down (see SiI/AN-0005 "*PanelLink Basic Design/Application Guide*," Section 2.4).

Setup and Hold Timings for data rates other than 112 MHz:

The measurements shown above are minimum setup and hold timings based on the maximum data rate of 112 MHz. To estimate the setup and hold times for slower data rates (for either different resolutions or 2 pixel per clock mode), the following formula can be used:

Time (at new frequency) = Time (112 MHz) + (Clock Period at new frequency – Clock Period at 112 MHz)/2

For the case of high strength output (ST=1) with a 10 pf load, and using the standard ODCK (ODCK_INV = 0), the table below shows the minimum set up and hold times for other speeds as follows:

Data Rate (MHz)	Clock (ns)	setup (ns)	hold (ns)	
112	8.93	1.70	5.60	SXGA 1 pixel/clock
56	17.86	6.16	10.06	SXGA 2 pixel/clock

Timing Diagrams



Figure 1. Digital Output Transition Times



Figure 2. Receiver Clock Cycle/High/Low Times



Figure 3. Channel-to-Channel Skew Timing

Output Timing



Figure 4. Output Data, DE, and Control Signals Setup/Hold Times to ODCK Falling Edge when ODCK_INV=0, or ODCK Rising Edge when ODCK_INV = 1.

Output Timing *(continued)*



Figure 5. Output Signals Disabled Timing from PD Active



Figure 6. SCDT Timing from DE Inactive/Active



Figure 7. TFT 2-Pixels/Clock Staggered Output Timing Diagram

Output Pins Description

Pin Name	Pin #	Type	Description
QE23-QE0	See SiI 151A Pin Diagram	Out	Output Even Data[23:0] corresponds to 24-bit pixel data for 1-pixel/clock input mode and to the first 24-bit pixel data for 2-pixels/clock mode. Output data is synchronized with output data clock (ODCK). Refer to the TFT Signal Mapping application note (SiI/AN-0007) which tabulates the relationship between the input data to the transmitter and output data from the receiver. A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground.
QO23-QO0	See SiI 151A Pin Diagram	Out	Output Odd Data[23:0] corresponds to the second 24-bit pixel data for 2-pixels/clock mode. During 1-pixel/clock mode, these outputs are driven low. Output data is synchronized with output data clock (ODCK). Refer to the TFT Signal Mapping application note (SiI/AN-0007) which tabulates the relationship between the input data to the transmitter and output data from the receiver. A low level on PD or PDO will put the output drivers into a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground.
ODCK	44	Out	Output Data Clock. This output can be inverted using the OCK_INV pin. A low level on PD or PDO will put the output driver into a high impedance (tri-state) mode. A weak internal pull-down device brings the output to ground.
DE	46	Out	Output Data Enable. This signal qualifies the active data area. A HIGH level signifies active display time and a LOW level signifies blanking time. This output signal is synchronized with the output data. A low level on PD or PDO will put the output driver into a high impedance (tri-state) mode. A weak internal pull-down device brings the output to ground.
HSYNC VSYNC CTL1 CTL2 CTL3	48 47 40 41 42	Out Out Out Out Out	Horizontal Sync input control signal. Vertical Sync input control signal. General output control signal 1. This output is **not** powered down by PDO. General output control signal 2. General output control signal 3. A low level on PD or PDO will put the output drivers (except CTL1 by PDO) into a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground.

Configuration Pins Description

Pin Name	Pin #	Type	Description
OCK_INV	100	In	ODCK Polarity. A LOW level selects normal ODCK output. A HIGH level selects inverted ODCK output. All other output signals are not affected by this pin. They will maintain the same timing no matter the setting of OCK_INV pin.
PIXS	4	In	Pixel Select. A LOW level indicates one pixel (up to 24-bits) per clock mode using QE[23:0]. A HIGH level indicates two pixels (up to 48-bits) per dock mode using QE[23:0] for first pixel and QO[23:0] for second pixel.
STAG_OUT	7	In	Staggered Output. A HIGH level selects normal simultaneous outputs on all odd and even data lines. A LOW level selects staggered output drive. This function is only available in 2-pixels per clock mode.
ST	3	In	Output Drive. A HIGH level selects HIGH output drive strength. A LOW level selects LOW output drive strength.

Power Management Pins Description

Pin Name	Pin #	Type	Description
SCDT	8	Out	Sync Detect. A HIGH level is outputted when DE is actively toggling indicating that the link is alive. A LOW level is outputted when DE is inactive, indicating the link is down. Can be connected to PDO to power down the outputs when DE is not detected. The SCDT output itself, however, remains in the active mode at all times.
PDO	9	In	Output Driver Power Down (active LOW). A HIGH level indicates normal operation. A LOW level puts all the output drivers only (except SCDT and CTL1) into a high impedance (tri-state) mode. A weak internal pull-down device brings each output to ground. PDO is a sub-set of the PD description. The chip is not in power-down mode with this pin. SCDT and CTL1 are not tri-stated by this pin.
PD	2	In	Power Down (active LOW). A HIGH level indicates normal operation and a LOW level indicates power down mode. During power down mode, all output buffers are disabled and brought low, all analog logic is powered down, and all inputs are disabled.

Differential Signal Data Pins Description

Pin Name	Pin #	Type	Description
RX0+	90	Analog	TMDS Low Voltage Differential Signal input data pairs.
RX0-	91	Analog	
RX1+	85	Analog	
RX1-	86	Analog	
RX2+	80	Analog	
RX2-	81	Analog	
RXC+	93	Analog	TMDS Low Voltage Differential Signal input data pairs.
RXC-	94	Analog	
EXT_RES	96	Analog	Impedance Matching Control. Resistor value should be approximately ten times the characteristic impedance of the cable. In the common case of 50Ω transmission line, an external 560Ω resistor must be connected between AVCC and this pin.

Reserved Pin Description

Pin Name	Pin #	Type	Description
RESERVED	1	In	Must be tied LOW for normal operation.
RESERVED	99	In	Must be tied HIGH for normal operation.

Power and Ground Pins Description

Pin Name	Pin #	Type	Description
VCC	6,38,67	Power	Digital Core VCC, must be set to 3.3V.
GND	5,39,68	Ground	Digital Core GND.
OVCC	18,29,43,57,78	Power	Output VCC, must be set to 3.3V.
OGND	19,28,45,58,76	Ground	Output GND.
AVCC	82,84,88,95	Power	Analog VCC must be set to 3.3V.
AGND	79,83,87,89,92	Ground	Analog GND.
PVCC	97	Power	PLL Analog VCC must be set to 3.3V.
PGND	98	Ground	PLL Analog GND.

TFT Panel Data Mapping

The following table shows the output data mapping in one pixel per clock mode for the SiI 151A. This output data mapping is dependent upon the SiI PanelLink transmitters having the exact same type of input data mappings. Please refer to the SiI PanelLink transmitter for the specific input data mappings and to the TFT Signal Mapping application note (SiI AN-0007).

	SiI 151A	
	1-Pixel/Clock Output	
	18bpp	**24bpp**
BLUE[7:0]	QE[7:2]	QE[7:0]
GREEN[7:0]	QE[15:10]	QE[15:8]
RED[7:0]	QE[23:18]	QE[23:16]

Table 1. One Pixel/Clock Mode Data Mapping

	SiI 151A	
	2-Pixel/Clock Output	
	18bpp	**24bpp**
BLUE[7:0] - 0	QE[7:2]	QE[7:0]
GREEN[7:0] – 0	QE[15:10]	QE[15:8]
RED[7:0] – 0	QE[23:18]	QE[23:16]
BLUE[7:0] – 1	QO[7:2]	QO[7:0]
GREEN[7:0] – 1	QO[15:10]	QO[15:8]
RED[7:0] – 1	QO[23:18]	QO[23:16]

Table 2. Two Pixel/Clock Mode Data Mapping

Note: For 18-bit mode, the Flat Panel Timing Controller interfaces to the SiI 151A exactly the same as in the 24-bit mode; however, only 6-bits per channel (color) are interfaced instead of the full 8. As can be seen from the above table, the data mapping for less than 24-bit per pixel interfaces are MSB justified.

Package Dimensions

PanelLink®



100-pin TQFP Package Dimensions

JEDEC code MS-026 AED

Application Information

To obtain the most updated Application Notes and other useful information for your design application, please visit the Silicon Image web site at ***www.Siimage.com***, or contact your local Silicon Image sales office.

Ordering Information

Part Number: SiI151ACT100

Revision History

Revision	Date	Comment
A	5/00	Full release
B	7/00	Corrections to Figures
C	3/01	Corrections to Functional Block Diagram

Silicon Image, Inc. **Tel:** (408) 616-4000, 1-888-PanelLink

1060 E. Arques Avenue
Sunnyvale, CA 94085
USA

Fax: (408) 830-9530
E-mail: salessupport@siimage.com
Web: www.siimage.com
www.panellink.com