

74LS375 Latch

Quad Bistable Latch
Product Specification

Logic Products

FEATURES

- Quad transparent latch
- Complementary outputs

DESCRIPTION

The '375 has two independent 2-bit transparent latches. Each 2-bit latch is controlled by an active HIGH Enable input (E). When E is HIGH, the data enters the latch and appears at the Q output. The Q outputs follow the Data inputs as long as E is HIGH. The data on the D inputs one set-up time before the HIGH-to-LOW transition of the enable will be stored in the latch. The latched output remains stable as long as the enable is LOW.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74LS375	12ns	6.3mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74LS375N
Plastic SO-16	N74LS375D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74LS
$D_0 - D_3$	Inputs	1LSul
E_{0-1}, E_{2-3}	Inputs	4LSul
All	Outputs	10LSul


NOTE:

Where a 74LS unit load (LSul) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



Latch

74LS375

LOGIC DIAGRAM (Each Latch)



MODE SELECT — FUNCTION TABLE

OPERATING MODE	INPUTS		OUTPUTS	
	E	D	Q	\bar{Q}
Data Enabled	H	L	L	H
	H	H	H	L
Data Latched	L	X	q	\bar{q}

H = HIGH voltage level

L = LOW voltage level

X = Don't care.

q = Lower case letters indicate the state of referenced output one set-up time prior to the HIGH-to-LOW Enable transition.

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER		74LS	UNIT
V_{CC}	Supply voltage	7.0	V
V_{IN}	Input voltage	-0.5 to +7.0	V
I_{IN}	Input current	-30 to +1	mA
V_{OUT}	Voltage applied to output in HIGH output state	-0.5 to + V_{CC}	V
T_A	Operating free-air temperature range	0 to 70	°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER		74LS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.75	5.0	5.25	V
V_{IH}	HIGH-level input voltage	2.0			V
V_{IL}	LOW-level input voltage			+0.8	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	HIGH-level output voltage			-400	μ A
I_{OL}	LOW-level output current			8	mA
T_A	Operating free-air temperature	0		70	°C

Latch

74LS375

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	74LS375			UNIT
		Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.7	3.5		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN V _{IL} = MAX	I _{OL} = MAX	0.35	0.5	V
		I _{OL} = 4mA	0.25	0.4	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.5	V
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V	D ₀ -D ₃ inputs		0.1	mA
		E ₀₋₁ , E ₂₋₃ Inputs		0.4	mA
I _{IH} HIGH-level input current	V _{CC} = MAX, V _I = 2.7V	D ₀ -D ₃ inputs		20	μA
		E ₀₋₁ , E ₂₋₃ Inputs		80	μA
I _{IL} LOW-level input current	V _{CC} = MAX, V _I = 0.4V	D ₀ -D ₃ inputs		-0.4	mA
		E ₀₋₁ , E ₂₋₃ inputs		-1.6	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX	-20		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX		6.3	12	mA

NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_A = 25°C.
- I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} MAX +0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Test I_{CC} with all inputs grounded and all outputs open.

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	74LS		UNIT
		C _L = 15pF, R _L = 2kΩ		
		Min	Max	
t _{PLH} t _{PHL}	Propagation delay Data to Q output	Waveform 1	27 17	ns
t _{PLH} t _{PHL}	Propagation delay Data to \bar{Q} output	Waveform 2	20 15	ns
t _{PLH} t _{PHL}	Propagation delay Enable to Q output	Waveform 3	27 25	ns
t _{PLH} t _{PHL}	Propagation delay Enable to \bar{Q} output	Waveform 3	30 15	ns


AC SET-UP REQUIREMENTS T_A = 25°C, V_{CC} = 5.0V

PARAMETER	TEST CONDITIONS	74LS		UNIT
		Min	Max	
t _w	Enable pulse width	Waveform 3	20	ns
t _s	Setup time, Data to Enable	Waveform 4	20	ns
t _h	Hold time, Data to Enable	Waveform 4	0	ns

Latch

74LS375

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

