

54160/74160 Synchronous Decade Counter with Direct Clear

	Schottky TTL				High-Speed TTL				Low-Power Schottky TTL				Standard TTL				Low-Power TTL					
	Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package			Device Type	Package				
		C	P	M	CF		C	P	M	CF		C	P	M	CF		C	P	M	CF		
T.I.											SN54LS160	J	Q	W		SN54160	J	Q	W			
											SN74LS160	J	Q	N	Q		SN74160	J	Q	N	Q	
FAIRCHILD											FM54LS160 / FM9LS160	D	Q	F		FM93160	D	Q	F			
											TC74LS160 / FC9LS160	D	Q	P	F		TC74160 / FC93160	D	Q	P	F	
MOTOROLA											SN74LS160	P	I			SN74160	P	I				
N. S. C.											DM54LS160	I				DM54160A	I					
											DM74LS160	I				DM74160A	I					
PHILIPS																N74160	I					
SIGNETICS																S54160	F	Q	B	Q	W	
											N74LS160	A	I			N74160	F	Q	B	Q		
SIEMENS																FLJ401						
FUJITSU											74LS160	M	I									
HITACHI											HD74LS160	P	I			HD74160	Q	P	Q			
MITSUBISHI											M74LS160	P	I			M53360						
AMD	Am54S160										Am74LS160	I										
	Am74S160										Am54LS160	I										
TOSHIBA																						

Electrical Characteristics SN54LS160/SN74LS160

absolute maximum ratings over operating free-air temperature range

Supply voltage, V _{CC}	7V	Operating free-air temperature range	SN54LS -55°C to 125°C
Input voltage	7V		SN74LS 0°C to 70°C
		Storage temperature range	-65°C to 150°C


recommended operating conditions

	SN54LS160			SN74LS160			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}			-400			-400	μA
Low-level output current, I _{OL}			4			8	mA
Input clock frequency, f _{clock}	0	25	0	0	25	0	MHz
Width of clock pulse, t _w (clock)	25		25	20		20	ns
Width of clear pulse, t _w (clear)	20		20	20		20	ns
Setup time, t _{setup}	Data inputs A, B, C, D	20		20			ns
	Enable P or T	20		20			
	Load	20		20			
	Clear	20		20			
Hold time at any input, t _{hold}	0		0	0		0	ns
Operating free-air temperature, T _A	-55	125	0	70		70	°C

electrical characteristics over recommended operating free-air temperature range

PARAMETER*	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT	
V _{IH}	High-level input voltage		2		V	
V _{IL}	Low-level input voltage			0.8	V	
V _I	Input clamp voltage	V _{CC} =MIN, I _I =-18mA		-1.5	V	
V _{OH}	High-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OH} =-400μA	2.7	3.4	V	
V _{OL}	Low-level output voltage	V _{CC} =MIN, V _{IH} =2V, V _{IL} =0.8V, I _{OL} =8mA	0.35	0.5	V	
I _I	Input current at maximum input voltage	V _{CC} =MAX, V _I =7V		0.2	mA	
I _{IH}	High-level input current	V _{CC} =MAX, V _I =2.7V		40	μA	
I _{IL}	Low-level input current	V _{CC} =MAX, V _I =0.4V		-0.8	mA	
I _{OS}	Short-circuit output current	V _{CC} =MAX	-20	100	mA	
I _{CCH}	Supply current, all outputs high	V _{CC} =MAX, See Note 2	SN54LS 18	31	mA	
I _{CCL}	Supply current, all outputs low	V _{CC} =MAX, See Note 3	SN54LS 19	32	mA	
f _{max}	Maximum clock frequency		25	32	ns	
t _{PLH}	from Clock to output	V _{IH} =5V, T _A =25°C		20	35	ns
t _{PHL}	Ripple carry			18	35	ns
t _{PLH}	from Clock (load input high) to output Any Q	C _L =15pF, R _L =2kΩ		13	24	ns
t _{PHL}	from Clock (load input low) to output Any Q	See Note 4		18	27	ns
t _{PLH}	from Enable T to output Ripple carry			9	14	ns
t _{PHL}	from Clear to output Any Q			20	28	ns

Pin Assignment (Top View)



positive logic:

- NOTES: 1. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.
 2. I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open.
 3. I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.
 4. Propagation delay for clearing is measured from the clear input for the '160.

† For conditions shown as MIN or MAX use the appropriate value specified under recommended operating conditions.
 ‡ All typical values are at V_{CC}=5V, T_A=25°C.
 * Not more than one output should be shorted at a time.
 † t_{PLH} = propagation delay time, low to high level output
 † t_{PHL} = propagation delay time, high to low level output