

MITSUBISHI LSTTLs M74LS290P

DECADE COUNTER

DESCRIPTION

The M74LS290P is a semiconductor integrated circuit containing an asynchronous decade counter function with direct reset and direct 9-set inputs.

FEATURES

- Direct reset inputs provided
- Direct 9-set inputs provided
- Usable independently as binary and divide-by-5 counter
- High-speed counting ($f_{max} = 75\text{MHz}$ typical)
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.


FUNCTIONAL DESCRIPTION

This device is composed of independent binary and divide-by-5 counters. Clock input \overline{T}_1 and output Q_A are employed for use as a binary counter while clock input \overline{T}_2 and Q_B , Q_C and Q_D are employed for use as a divide-by-5 counter. When employed as a decade counter, Q_A and \overline{T}_2 are connected and by making \overline{T}_1 the input, the BCD code output appears in outputs Q_A , Q_B , Q_C and Q_D . Counting is performed when \overline{T}_1 and \overline{T}_2 are changed from high to low.

The binary and divide-by-5 counters can be reset or set to 9 simultaneously by setting direct reset inputs R_{D1} and R_{D2} and direct 9 set inputs $S_{D(9)1}$ and $S_{D(9)2}$ high. For use as a counter, either R_{D1} or R_{D2} , or both, and $S_{D(9)1}$ or $S_{D(9)2}$, or both, are set low.

Also provided is the M74LS90P with the same functions and electrical characteristics. This device differs only in its pin configuration.


PIN CONFIGURATION (TOP VIEW)



Outline 14P4

NC : NO CONNECTION

BLOCK DIAGRAM



FUNCTION TABLE (Note 1)

\overline{T}	R_{D1}	R_{D2}	$S_{D(9)1}$	$S_{D(9)2}$	Q_A	Q_B	Q_C	Q_D
X	H	H	L	X	L	L	L	L
X	H	H	X	L	L	L	L	L
X	X	X	H	H	H	L	L	H
↓	L	X	L	X	Count			
↓	X	L	X	L	Count			
↓	L	X	X	L	Count			
↓	X	L	L	X	Count			

Note 1: ↓ : Transition from high to low
X : Irrelevant

Count number	Q_A	Q_B	Q_C	Q_D
0	L	L	L	L
1	H	L	L	L
2	L	H	L	L
3	H	H	L	L
4	L	L	H	L
5	H	L	H	L
6	L	H	H	L
7	H	H	H	L
8	L	L	L	H
9	H	L	L	H

(1) Valid when Q_A and \overline{T}_2 are connected and \overline{T}_1 is made the input

ABSOLUTE MAXIMUM RATINGS ($T_A = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7$	V
V_I	Input voltage	Inputs $\overline{T}_1, \overline{T}_2$	$-0.5 \sim +5.5$	V
		Inputs $R_{D1}, R_{D2}, S_{D(9)1}, S_{D(9)2}$	$-0.5 \sim +15$	
V_O	Output voltage	High-level state	$-0.5 \sim V_{CC}$	V
T_{opr}	Operating free-air ambient temperature range		$-20 \sim +75$	$^\circ\text{C}$
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_A = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$		0	μA
		$V_{OL} \leq 0.4\text{V}$		0	4
		$V_{OL} \leq 0.5\text{V}$		0	8
I_{OL}	Low-level output current			0	8

ELECTRICAL CHARACTERISTICS ($T_A = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V_{IH}	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
V_{IC}	Input clamp voltage				-1.5	V
V_{OH}	High-level output voltage	$V_{CC} = 4.75\text{V}, I_{IC} = -18\text{mA}$ $V_{CC} = 4.75\text{V}, V_I = 0.8\text{V}$ $V_I = 2\text{V}, I_{OH} = -400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.75\text{V}$ $V_I = 0.8\text{V}, V_I = 2\text{V}$			0.25	0.4
		$I_{OL} = 4\text{mA}$ (Note 2)			0.35	0.5
		$I_{OL} = 8\text{mA}$ (Note 2)				
I_{IH}	High-level input current	$R_{D1}, R_{D2}, S_{D(9)1}, S_{D(9)2}$				20
		\overline{T}_1	$V_{CC} = 5.25\text{V}, V_I = 2.7\text{V}$			40
		\overline{T}_2				80
		\overline{T}_1	$V_{CC} = 5.25\text{V}, V_I = 5.5\text{V}$			0.2
		\overline{T}_2				0.4
		$R_{D1}, R_{D2}, S_{D(9)1}, S_{D(9)2}$	$V_{CC} = 5.25\text{V}, V_I = 10\text{V}$			0.1
I_{IL}	Low-level input current	$R_{D1}, R_{D2}, S_{D(9)1}, S_{D(9)2}$				-0.4
		\overline{T}_1	$V_{CC} = 5.25\text{V}, V_I = 0.4\text{V}$			-2.4
		\overline{T}_2				-3.2
I_{OS}	Short-circuit output current (Note 3)	$V_{CC} = 5.25\text{V}, V_O = 0\text{V}$	-20			-100
I_{CC}	Supply current	$V_{CC} = 5.25\text{V}$ (Note 4)		9		15

* : All typical values are at $V_{CC} = 5\text{V}, T_A = 25^\circ\text{C}$.

Note 2: Output Q_A should be tested with input \overline{T}_2 connected to output Q_A .

Note 3: All measurements should be done quickly and not more than one output should be shorted at a time.


Note 4: I_{CC} is measured with $\overline{T}_1, \overline{T}_2, S_{D(9)1}$ and $S_{D(9)2}$ at 0V after R_{D1} and R_{D2} have been set to 0V after 4.5V.

DECADE COUNTER

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_a = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f _{max}	Maximum clock frequency, from input \overline{T}_1 to output Q _A	C _L = 15pF (Note 5)	32	75		MHz
f _{max}	Maximum clock frequency, from input \overline{T}_2 to output Q _B		16	30		MHz
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \overline{T}_1 to output Q _A			7	16	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \overline{T}_1 to output Q _A			8	18	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _B			15	48	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _B			16	50	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _C			7	16	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _C			8	21	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _D			15	32	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \overline{T}_2 to output Q _D			15	35	ns
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input \overline{T}_1 to output Q _D			7	32	ns
t _{PHL}	High-to-low-level, high-to-low-level output propagation time, from input \overline{T}_1 to output Q _D			8	35	ns
t _{PHL}	Low-to-high-level output propagation time, from inputs S _D (9)1, S _D (9)2 to outputs Q _A , Q _D			17	40	ns
t _{PLH}	High-to-low-level output propagation time, from inputs S _D (9)1, S _D (9)2 to outputs Q _B , Q _C			10	30	ns
t _{PHL}	High-to-low-level output propagation time, from inputs R _D 1, R _D 2 to outputs Q _A , Q _B , Q _C , Q _D		14	40	ns	

Note 5: Measurement circuit




- The pulse generator (PG) has the following characteristics:
PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns,
V_p = 3V_{p-p}, Z_o = 50Ω.
- C_L includes probe and jig capacitance

TIMING REQUIREMENTS (V_{CC} = 5 V, T_a = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _w (\overline{T}_1)	Clock input \overline{T}_1 high pulse width		15	6		ns
t _w (\overline{T}_2)	Clock input \overline{T}_2 high pulse width		30	17		ns
t _w (R _D)	Direct reset R _D 1, R _D 2 pulse width		15	5		ns
t _w (S _D)	Direct 9 set S _D (9)1, S _D (9)2 pulse width		15	5		ns
t _r	Clock pulse rise time			500	100	ns
t _f	Clock pulse fall time			200	100	ns
t _{rec} (R _D)	Recovery time R _D 1, R _D 2 to \overline{T}_1 , \overline{T}_2		25	8		ns
t _{rec} (S _D)	Recovery time S _D (9)1, S _D (9)2 to \overline{T}_1 , \overline{T}_2		25	8		ns


TIMING DIAGRAM (Reference level = 1.3V)



T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

