NEC

Preliminary User's Manual

V850E/VANSTORM™

32-/16-bit Single-Chip Microcontroller with CAN and VAN Interfaces

Hardware

μPD76F0018

Document No. U14879EE1V0UM00
Date Published August 2001

Printed in Germany

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

MS-DOS and MS-Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.
PC/AT and PC DOS are trademarks of IBM Corp.

The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by th customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The information in this document is current as of 20.07.2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features. NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc.
If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

Notes: (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M5 2000.03

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, pIease contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Vélizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 91-504-2787
Fax: 91-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 65-253-8311
Fax: 65-250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.
Electron Devices Division
Rodovia Presidente Dutra, Km 214
07210-902-Guarulhos-SP Brasil
Tel: 55-11-6465-6810
Fax: 55-11-6465-6829

J99.1

Preface

Readers

This manual is intended for users who want to understand the functions of the V850E/VANSTORM.

Purpose

This manual presents the hardware manual of V850E/VANSTORM.

Organization

This system specification describes the following sections:

- Pin function
- CPU function
- Internal peripheral function
- Flash memory

Legend

Symbols and notation are used as follows:

Weight in data notation	:	Left is high-order column, right is low order column
Active low notation	:	$\overline{xxx}$ (pin or signal name is over-scored) or /xxx (slash before signal name)
Memory map address:	:	High order at high stage and low order at low stage
Note	:	Explanation of (Note) in the text
Caution	:	Item deserving extra attention
Remark	:	Supplementary explanation to the text
Numeric notation	:	Binary . . . xxxx or xxxB Decimal . . . xxxx Hexadecimal . . . xxxxH or 0x xxxx

Prefixes representing powers of 2 (address space, memory capacity)

k (kilo) : $2^{10} = 1024$

M (mega) : $2^{20} = 1024^2 = 1,048,576$

G (giga) : $2^{30} = 1024^3 = 1,073,741,824$

[MEMO]

Table of Contents

List of Figures

List of Tables

Chapter 1 Introduction

1.1 General

The V850E/VANStorm single chip microcontroller, is a member of NEC's V850 32-bit RISC family, which match the performance gains attainable with RISC-based controllers to the needs of embedded control applications. The V850 CPU offers easy pipeline handling and programming, resulting in compact code size comparable to 16-bit CISC CPUs.

The V850E/VANStorm offers an excellent combination of general purpose peripheral functions, like serial communication interfaces (UART, clocked SI), timers and measurement inputs (A/D converter), with dedicated CAN and VAN network support. To support more than one network, two VAN interfaces and one CAN interface are implemented on chip. The device offers power-saving modes to manage the power consumption effectively under varying conditions. Thus equipped, the V850E/VANStorm is ideally suited for automotive applications.

(1) V850E1 CPU

The V850E1 CPU supports the RISC instruction set, and through the use of basic instructions that can each be executed in 1-clock period and an optimized pipeline, achieves marked improvements in instruction execution speed. In addition a 32-bit hardware multiplier enables this CPU to support multiply instructions, saturated multiply instructions, bit operation instructions, etc.
Also, through 2-byte basic instructions and instructions compatible with high level languages, etc., object code efficiency in a C compiler is increased, and program size can be made more compact. Further, since the on-chip interrupt controller provides high speed interrupt response, including processing, this device is suited for high level real time control fields.

(2) External memory interface function

The V850E/ VANStorm contains a non multiplexed external bus interface, including an address bus (24 bits) and data bus (selectable 8 bits or 16 bits). SRAM and ROM can be connected as well as page ROM memories.

(3) On-chip flash memory

The µPD76F0018 has on-chip an high speed flash memory, which is able to fetch one instruction within one clock cycle. It is possible to program the user application direct in the target application, on which the V850E/ VANStorm is mounted. In such case system development time can be reduced and system maintainability after shipping can be markedly improved.

(4) A full range of development environment products

A development environment system that includes an optimized C compiler, debugger, in-circuit emulator, simulator, system performance analyzer, and other elements is also available.

1.2 Device Features

- CPU

  - Core: V850E
  - Number of instructions: 81
  - Min. instruction execution time: 50 ns (@ f_{CPU} = 20 MHz)
  - General registers: 32 bits x 32

- Instruction set:
  - V850E (compatible with V850 plus additional powerful instructions for reducing code and increasing execution speed)
  - Signed multiplication (16 bits x 16 bits → 32 bits or 32 bits x 32 bits → 64 bits): 1 to 2 clocks
  - Saturated operation instructions (with overflow/underflow detection function)
  - 32-bit shift instructions: 1 clock
  - Bit manipulation instructions
  - Load/store instructions with long/short format
  - Signed load instructions

- Internal memory

Part Number	Internal ROM	Internal RAM	Full-CAN RAM	Full-VAN RAM
µPD76F0018	Flash memory: 256 Kbytes	8 Kbytes	2 Kbytes (64 message buffers)	2 x 256 bytes

- Flash selfprogramming support

- Clock Generator
  - Internal PLL: 4 fold PLL
  - Frequency range: up to 20 MHz
  - Crystal frequency range: 4 MHz ≤ $f_{CRYSTAL}$ ≤ 5 MHz

- Built-in power saving modes: Watch, HALT, STOP

- Power supply voltage range: 4.5 V ≤ V_{DD5} ≤ 5.5 V

- Temperature range: Ta = - 40 to + 85°C

- Bus control unit:
  - Address/data separated bus (24-bit address/ 16/8-bit data bus)
  - 16/8-bit bus sizing function

- I/O lines: 89

- A/D Converter: 10-bit resolution; 12 channels

- Serial Interfaces
  - 3-wire mode: 2 channels
  - UART mode: 2 channels

- Full-CAN Interface: 1 channel
- Full-VAN Interface: 2 channel
- Timers
  - 16/32-bit multi purpose timer/event counter: 3 channel
  - 16-bit OS timer 2 channel
  - Watch timer: 1 channel
  - Watchdog timer: 1 channel
- Interrupts ≤ 49 vectored interrupts
- Package 144 QFP, 0.5 mm pin-pitch

1.3 Application Fields

The V850E/ VANStorm is a device designed for the French car manufacturer PSA. It is ideally suited for automotive applications, like central body control units (BSI). It is also an excellent choice for other applications where a combination of sophisticated peripheral functions with CAN and VAN network support is required.

1.4 Ordering Information

Part Number	Package	Program memory	Data memory		
		ROM / Flash [bytes]	RAM [bytes]	FCAN RAM [bytes]	FVAN RAM [bytes]
µPD76F0018GJ-UEN	144-pin LQFP (0.5 mm pitch)	Flash Memory 256 K	8 K	2 K (= 64 message buffers)	2 x 256

1.5 Pin Configuration (Top View)

Figure 1-1: Pin Configuration of the VANStorm Microcontroller



Pin Identification

A0 - A23	Address Bus
ANI0 - ANI11	Analogue Inputs
AV_{DD}	Power Supply +5 V
AV_{REF}	Analogue Reference Voltage
AV_{SS}	Power Supply Ground
CCLK	External CAN Clock Input
CLOCKIN	External System Clock Input
CLKSEL	Clock Selection Configuration Input
CLKOUT	Clock Output
CV_{DD}	Voltage Regulator Capacitor Connection
CV_{SS}	Voltage Regulator Capacitor Connection
CRXD1	CAN Receive Data Inputs
CTXD1	CAN Transmit Data Outputs
$\overline{CS2}$ - $\overline{CS4}$	Chip Select Outputs for accessing external devices
D0 - D15	Data Bus
IC	Always connect to V_{SS5x}
INT0 - INT2	External Interrupt Inputs
INTPE00-INTPE52	Shared External Interrupt Inputs
MODE0 - MODE2	Global Operation Mode Selection Inputs
NMI	Non Maskable Interrupt Input
P1x - P6x	Multi-Purpose I/O Ports, shared with other functions
PALx, PAHx	Multi-Purpose I/O Ports, shared with other functions
PCMx	Multi-Purpose I/O Ports, shared with other functions
PCSx	Multi-Purpose I/O Ports, shared with other functions
PCTx	Multi-Purpose I/O Ports, shared with other functions
PDLx	Multi-Purpose I/O Ports, shared with other functions
RX0VAN0 - RX0VAN1	VAN Receive Data Inputs
RX1VAN0 - RX1VAN1	VAN Receive Data Inputs
RX2VAN0 - RX2VAN1	VAN Receive Data Inputs
RXD0 - RXD1	Receive Data Inputs
$\overline{RESET}$	System Reset Input
$\overline{RD}$	Read Data Control Signal
$\overline{SCK0}$ - $\overline{SCK1}$	Serial Clock
SI0 - SI1	Serial Input
SO0 - SO1	Serial output
TCLRE0 - TCLRE2	External Function Control Inputs
TIE0 - TIE2	External Count Clock Inputs
TOE10 - TOE42	Function Outputs (PWM)
TXD0 - TXD1	Transmit Data Outputs
TXVAN0 - TXVAN1	VAN Transmit Data Outputs
VCMPOUT	Hysteresis Feedback Output
VCMPIN	Voltage Surveillance Sense Input
V_{DD30} - V_{DD32}	Voltage Regulator Capacitor Connection
V_{DD50} - V_{DD54}	Power Supply +5 V
V_{PP0} - V_{PP1}	Programming Voltage Inputs
V_{SS50} - V_{SS55}	Power Supply Ground
V_{SS30} - V_{SS32}	Voltage Regulator Capacitor Connection and Ground
$\overline{WAIT}$	Waitstate Input for external devices
$\overline{LWR}$ - $\overline{UWR}$	Write Data Control Signal
X1	Oscillator quartz connection
X2	Oscillator quartz connection

1.6 Configuration of Function Block

1.6.1 Block Diagram of VANStorm

Figure 1-2: Block Diagram of the VANStorm Microcontroller



1.6.2 On-chip units

(1) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.
Other dedicated on-chip hardware, such as the multiplier (16 bits x 16 bits → 32 bits or 32 bits x 32 bits → 64 bits) and the barrel shifter (32 bits), help accelerate processing of complex instructions.

(2) Bus control unit (BCU)

BCU starts a required external bus cycle based on the physical address obtained by the CPU.
When an instruction is fetched from external memory area and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an instruction queue in the CPU.
The BCU provides a page ROM controller (ROMC).

(a) Page ROM controller (ROMC)

This controller supports accessing ROM that includes the page access function.
It performs address comparisons with the immediately preceding bus cycle and executes wait control for normal access (off page)/page access (on page). It can handle page widths of 8 to 128 bytes.

(3) ROM

The µPD76F0018 has on-chip flash memory (256 Kbytes).
During instruction fetch, flash memory can be accessed from the CPU in 1-clock cycles.
If the single chip mode 0 or flash memory programming mode is set, memory mapping is done from address 00000000H.

(4) RAM

RAM are mapped from address 03FFC000H.
During instruction fetch, data can be accessed from the CPU in 1-clock cycles.

(5) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INT0, INT1, INT2) from on-chip peripheral I/O and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiple-interrupt servicing control can be performed for interrupt sources.

(6) Clock generator (CG)

This clock generator supplies frequencies which are 4 times the input clock (f_{XX}) (used by the internal PLL) and 1/2 the input clock (when an on-chip PLL is not used) as an internal system clock (f_{CPU}). As the input clock, an external oscillator is connected to pins X1 and X2 (only when an internal PLL synthesizer is used) or an external clock is input from pin X1.

(7) Real-time pulse unit (RPU)

This unit has 3 channels of 16/32-bit multi purpose timer/event counter and 2 channels of 16-bit interval timer built in, and it is possible to measure pulse widths or frequency and to output a programmable pulse.

(8) Serial interface (SIO)

A 2-channel asynchronous serial interface (UART), 2-channel clocked serial interface (CSI), 2-channel FVAN and 1-channel FCAN are provided as serial interface.

UART transfers data by using the TXDn and RXDn pins. (n = 0, 1)
CSI transfers data by using the SOn, SIn, and SCKn pins. (n = 0, 1)
FVAN performs data transfer using TXVANn, RX0VANn, RX1VANn and RX2VANn pins. (n = 0, 1)
FCAN performs data transfer using CTXD1 and CRXD1 pins.

(9) A/D converter (ADC)

One high-resolution 10-bit A/D converter, it includes 12 analog input pins. Conversion uses the successive approximation method.

(10) Ports

As shown below, the following ports have general port functions and control pin functions.

Port	Port Function	Control Function
Port 1	7-bit input/output	FCAN input/output
Port 2	8-bit input/output	Serial interface input/output
Port 3	6-bit input/output	Real-time pulse unit input/output, external interrupt input, PWM output
Port 4	6-bit input/output	Real-time pulse unit input/output, external interrupt input, PWM output
Port 5	6-bit input/output	Real-time pulse unit input/output, external interrupt input, PWM output
Port 6	6-bit input/output	Serial interface input/output, external interrupt input
Port AL	16-bit input/output	External address bus
Port AH	8-bit input/output	External address bus
Port DL	16-bit input/output	External data bus
Port CS	3-bit input/output	External bus interface control signal output
Port CT	5-bit input/output	External bus interface control signal output
Port CM	2-bit input/output	Wait insertion signal input, internal system clock output

Chapter 2 Pin Functions

2.1 List of Pin Functions

The names and functions of this product's pins are listed below. These pins can be divided into port pins and non-port pins according to their functions.

(1) Port pins

Port	I/O	Function	Alternate
P10	I/O	Port 1 7-bit input/output port	CRXD1
P11			CTXD1
P12			
P13			
P14			
P15			
P16			
P20	I/O	Port 2 8-bit input/output port	SI0
P21			SO0
P22			$\overline{\text{SCK0}}$
P23			SI1
P24			SO1
P25			$\overline{\text{SCK1}}$
P26			RXD0
P27			TXD0
P30	I/O	Port 3 6-bit input/output port	TIE0/INTPE00
P31			TOE10/INTPE10
P32			TOE20/INTPE20
P33			TOE30/INTPE30
P34			TOE40/INTPE40
P35			TCLRE0/INTPE50
P40	I/O	Port 4 6-bit input/output port	TIE1/INTPE01
P41			TOE11/INTPE11
P42			TOE21/INTPE21
P43			TOE31/INTPE31
P44			TOE41/INTPE41
P45			TCLRE1/INTPE51
P50	I/O	Port 5 6-bit input/output port	TIE2/INTPE02
P51			TOE12/INTPE12
P52			TOE22/INTPE22
P53			TOE32/INTPE32
P54			TOE42/INTPE42
P55			TCLRE2/INTPE52

Port	I/O	Function	Alternate
P60	I/O	Port 6 6-bit input/output port	CCLK
P61			INT0
P62			INT1
P63			INT2
P64			RXD1
P65			TXD1
PAL0-PAL15	I/O	Port AL 16-bit input/output port	A0-A15
PAH0-PAH7	I/O	Port AH 8-bit input/output port	A16-A23
PDL0- PDL15	I/O	Port DL 16-bit input/output port	D0-D15
PCS2-PCS4	I/O	Port CS 3-bit input/output port	$\overline{CS2}$ - $\overline{CS4}$
PCT0	I/O	Port CT 5-bit input/output port	$\overline{LWR}$
PCT1			$\overline{UWR}$
PCT2			
PCT3			
PCT4			$\overline{RD}$
PCM0	I/O	Port CM 2-bit input/output port	$\overline{WAIT}$
PCM1			CLKOUT

(2) Non-port pins

Pin Name	I/O	Function	Alternate
V_{DD50}-V_{DD54}	–	Power supply 5 V	-
V_{SS50}-V_{SS55}	–	GND potential	-
V_{DD30}-V_{DD32} **Note 1**	–	Connection for external capacities	-
V_{SS30}-V_{SS32}	–	GND potential	-
CV_{DD} **Note 2**	–	Connection for external capacities to stabilize clock oscillator power supply	-
CV_{SS}			-
X1	input	System clock oscillator connection pins.	-
X2	–		-
CLOCKIN	input	External system clock input	-
V_{PP0}, V_{PP1}	–	Flash memory programming voltage	-
MODE0-MODE1	input	Selects operating mode (internal ROM)	-
MODE2	input	Have to be fixed to GND	-
$\overline{\text{RESET}}$	input	System reset input	-
CLKOUT	output	Internal CPU system clock output	PCM1
CLKSEL	input	Clock generator operation mode (connect to V_{SS} for X1, X2 input)	-
AV_{DD}	–	Power supply for A/D converter	-
AV_{SS}	–	Ground potential for A/D converter	-
AV_{REF}	input	reference voltage input for A/D converter	-
NMI	input	non maskable interrupt input	VCMPOUT
VCMPOUT	output	voltage comparator feedback output	NMI
VCMPIN	input	voltage comparator compare input	-
ANI0-ANI11	input	analog input to A/D converter	-
SI0	input	serial receive data input to CSI0-CSI1	P20
SI1			P23
SO0	output	serial transmit data output from CSI0-CSI1	P21
SO1			P24
$\overline{\text{SCK0}}$	I/O	serial clock I/O from/to CSI0-CSI1	P22
$\overline{\text{SCK1}}$			P25
RXD0	input	serial receive data input to UART0-UART2	P26
RXD1			P64
TXD0	output	serial transmit data output from UART0-UART2	P27
TXD1			P65
CRXD1	input	serial receive data input to FCAN	P10
CTXD1	output	serial transmit data output from FCAN	P11
CCLK	input	CAN clock input	P60
RX0VAN0	input	serial receive data input to FVAN0	
RX1VAN0	input	serial receive data input to FVAN0	
RX2VAN0	input	serial receive data input to FVAN0	
TXVAN0	output	serial transmit data output from FVAN0	
RX0VAN1	input	serial receive data input to FVAN1	
RX1VAN1	input	serial receive data input to FVAN1	
RX2VAN1	input	serial receive data input to FVAN1	
TXVAN1	output	serial transmit data output from FVAN1	

Pin Name	I/O	Function	Alternate
D0-D15	I/O	data bus of external bus	PDL0-PDL15
A0-A7	output	address bus of external bus	PAL0-PAL7
A8-A15			PAL8-PAL15
A16-A23			PAH0-PAH7
$\overline{LWR}$	output	write strobe lower byte (bit 0-7)	PCT0
$\overline{UWR}$		write strobe upper byte (bit 8-15)	PCT1
$\overline{RD}$		read strobe for external bus	PCT4
$\overline{WAIT}$	input	control signal input for external bus	PCM0
$\overline{CS2}$ - $\overline{CS4}$	output	chip select output for external bus	PCS2-PCS4
INT0-INT2	input	external interrupt request	P61-P63
TIE0	input	Timer E channel 0 capture 0 input	P30/INTPE00
TOE10 - TOE40	I/O	Timer E channel 0 capture 1-4 input/compare output	P31-P34/INTPE10-INTPE40
TCLRE0	input	Timer E channel 0 capture 5 input or timer clear input	P35/INTPE50
TIE1	input	Timer E channel 1 capture 0 input	P40/INTPE01
TOE11 - TOE41	I/O	Timer E channel 1 capture 1-4 input/compare output	P41-P44/INTPE11-INTPE41
TCLRE1	input	Timer E channel 1 capture 5 input or timer clear input	P45/INTPE51
TIE2	input	Timer E channel 2 capture 0 input	P50/INTPE02
TOE12 - TOE42	I/O	Timer E channel 2 capture 1-4 input/compare output	P51-P54/INTPE12-INTPE42
TCLRE2	input	Timer E channel 2 capture 5 input or timer clear input	P55/INTPE52
INTPE00	input	External Interrupt Timer E0	P30, TIE0
INTPE10	input	External Interrupt Timer E0	P31, TOE10
INTPE20	input	External Interrupt Timer E0	P32, TOE20
INTPE30	input	External Interrupt Timer E0	P33, TOE30
INTPE40	input	External Interrupt Timer E0	P34, TOE40
INTPE50	input	External Interrupt Timer E0	P35, TCLRE0
INTPE01	input	External Interrupt Timer E1	P40, TIE1
INTPE11	input	External Interrupt Timer E1	P41, TOE11
INTPE21	input	External Interrupt Timer E1	P42, TOE21
INTPE31	input	External Interrupt Timer E1	P43, TOE31
INTPE41	input	External Interrupt Timer E1	P44, TOE41
INTPE51	input	External Interrupt Timer E1	P45, TCLRE1
INTPE02	input	External Interrupt Timer E2	P50, TIE2
INTPE12	input	External Interrupt Timer E2	P51, TOE12
INTPE22	input	External Interrupt Timer E2	P52, TOE22
INTPE32	input	External Interrupt Timer E2	P53, TOE32
INTPE42	input	External Interrupt Timer E2	P54, TOE42
INTPE52	input	External Interrupt Timer E2	P55, TCLRE2

Notes: **1.** All V_{DD3} pins have to be connected to each other. On each pin of V_{DD3}, a capacitor has to be attached as tight as possible to the pin.

2. On CV_{DD}, a capacitor has to be attached as tight as possible to the pin. V_{DD3} and CV_V must not be connected.

The capacitors used should have only very low serial impedance.

(3) Pin related to VANStorm status

Operating Status / Pin	RESET ROMless	RESET	STOP	WATCH	IDLE	HALT	idle state (TI)
D0 to D15	Hi-Z	N.A.	Hi-Z/--[1]	Hi-Z/--[1]	Hi-Z/--[1]	operate	operate
A0 to A23	Hi-Z	N.A.	Hi-Z	Hi-Z	Hi-Z	operate	operate
$\overline{CS2}$ to $\overline{CS4}$	Hi-Z	N.A.	H	H	H	operate	operate
$\overline{LWR}$, $\overline{UWR}$	Hi-Z	N.A.	H	H	H	operate	operate
$\overline{RD}$	Hi-Z	N.A.	H	H	H	operate	operate
$\overline{WAIT}$		N.A.	--	--	--	operate	operate
CLKOUT	operate	N.A.	L	L	L	operate	operate
VCMPOUT	--	--	operate	operate	operate	operate	operate
VCMPIN	--	--	operate	operate	operate	operate	operate
TIEy	N.A.	N.A.	--	--	--	operate	operate
INTPExy INT[2:0] NMI	N.A.	N.A.	operate	operate	operate	operate	operate
TOExy	N.A.	N.A.	HOLD	HOLD	HOLD	operate	operate
TCLRE[2:0]	N.A.	N.A.	--	--	--	operate	operate
SO1, SO0	N.A.	N.A.	HOLD	HOLD	HOLD	operate	operate
SI1, SI0	N.A.	N.A.	--	--	--	operate	operate
$\overline{SCK1}$, $\overline{SCK0}$	N.A.	N.A.	HOLD/--[1]	HOLD/--[1]	HOLD/--[1]	operate	operate
RXD1, RXD0	N.A.	N.A.	--	--	--	operate	operate
TXD1, TXD0	N.A.	N.A.	HOLD	HOLD	HOLD	operate	operate
CRXD1	N.A.	N.A.	--	--	--	operate	operate
CTXD1	N.A.	N.A.	HOLD[2]	HOLD[2]	HOLD[2]	operate	operate
CCLK	N.A.	N.A.	--	--	--	operate	operate
ANI11 to ANI0	--	--	--	--	--	operate	operate
P1, P2, P3, P4, P5, P6	Hi-Z	Hi-Z	HOLD/--[1]	HOLD/--[1]	HOLD/--[1]	operate	operate
PAL, PAH, PDL,PCS, PCT[1:0], PCT[4], PCM	N.A.	Hi-Z	HOLD/--[1]	HOLD/--[1]	HOLD/--[1]	operate	operate
PCT[3:2] Single Chip	Hi-Z	Hi-Z	HOLD/--[1]	HOLD/--[1]	HOLD/--[1]	operate	operate
PCT[3:2] ROMLess			1 or Hi-Z[3]	1 or Hi-Z[3]	1 or Hi-Z[3]	operate	operate

Notes: **1.** N.A. : not available
2. Output values must be set to recessive level by software before activating standby mode. Otherwise CAN bus might be continuously blocked by dominant level.
3. Depending on the actual setup of PCT[3:2] following state is entered:
output 1 -> output 1, output 0 -> Hi-Z, input -> HI-Z.

Remark: ICE always behaves like Single Chip mode

2.2 Description of Pin Functions

(1) P10 to P17 (Port 1) … Input/output

Port 1 is an 7-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input/output port, in control mode, P10 and P11 operate as serial interface (FCAN) input/output.
An operation mode of port or control mode can be selected for each bit and specified by the port 1 mode control register (PMC1).

(a) Port mode

P10 to P16 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

(b) Control mode

P10 and P11 can be set to port or control mode in 1-bit units using PMC1.

(c) CTXD1 (Transmit data for controller area network) … Output

This pin outputs FCAN serial transmit data.

(d) CRXD1 (Receive data for controller area network) … Input

This pin inputs FCAN serial receive data.

(2) P20 to P27 (Port 2) … Input/output

Port 2 is an 8-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input/output port, in control mode, P20 to P27 operate as serial interface (CSI0, CSI1, UART0) input/output.
An operation mode of port or control mode can be selected for each bit and specified by the port 2 mode control register (PMC2).

(a) Port mode

P20 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2).

(b) Control mode

P20 to P27 can be set to port or control mode in 1-bit units using PMC2.

(c) SO0, SO1 (Serial output) … Output

These pins output CSI0 and CSI1 serial transmit data.

(d) SI0, SI1 (Serial input) … Input

These pins input CSI0 and CSI1 serial receive data.

(e) $\overline{\text{SCK0}}$, $\overline{\text{SCK1}}$ (Serial clock) … Input/output

These are CSI0 and CSI1 serial clock input/output pins.

(f) TXD0 (Transmit data) … Output

These pins output serial transmit data of UART0.

(g) RXD0 (Receive data) … Input

These pins input serial receive data of UART0.

(3) P30 to P35 (Port 3) … Input/output

Port 3 is a 6-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input/output port, in control mode, P30 to P35 operate as Real-time pulse unit (RPU) input/output and external interrupt request input.
An operation mode of port or control mode can be selected for each bit and specified by the port 3 mode control register (PMC3).

(a) Port mode

P30 to P35 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

(b) Control mode

P30 to P35 can be set to port or control mode in 1-bit units using PMC3.

(c) TOE10 to TOE40 (Timer output) … Output

These pins output a timer E pulse signal.

(d) TIE0 (Timer input) … Input

This is a timer E external counter clock input pin.

(e) TCLRE0 (Timer clear) … Input

This is a timer E clear signal input pin.

(f) INPT00 to INTP50 (Interrupt request from peripherals) … Input

These are external interrupt request input pins and timer E external capture trigger input pins.

(4) P40 to P45 (Port 4) … Input/output

Port 4 is a 6-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input/output port, in control mode, P40 to P45 operate as Real-time pulse unit (RPU) input/output and external interrupt request input.
An operation mode of port or control mode can be selected for each bit and specified by the port 4 mode control register (PMC4).

(a) Port mode

P40 to P45 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

(b) Control mode

P40 to P45 can be set to port or control mode in 1-bit units using PMC4.

(c) TOE11 to TOE41 (Timer output) … Output

These pins output a timer E pulse signal.

(d) TIE1 (Timer input) … Input

This is a timer E external counter clock input pin.

(e) TCLRE1 (Timer clear) … Input

This is a timer E clear signal input pin.

(f) INPT01 to INTP51 (Interrupt request from peripherals) … Input

These are external interrupt request input pins and timer E external capture trigger input pins.

(5) P50 to P55 (Port 5) … Input/output

Port 5 is a 6-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input/output port, in control mode, P50 to P55 operate as Real-time pulse unit (RPU) input/output and external interrupt request input.
An operation mode of port or control mode can be selected for each bit and specified by the port 5 mode control register (PMC5).

(a) Port mode

P50 to P55 can be set to input or output in 1-bit units using the port 5 mode register (PM5).

(b) Control mode

P50 to P55 can be set to port or control mode in 1-bit units using PMC5.

(c) TOE12 to TOE42 (Timer output) … Output

These pins output a timer E pulse signal.

(d) TIE2 (Timer input) … Input

This is a timer E external counter clock input pin.

(e) TCLRE2 (Timer clear) … Input

This is a timer E clear signal input pin.

(f) INPT02 to INTP52 (Interrupt request from peripherals) … Input

These are external interrupt request input pins and timer E external capture trigger input pins.

(6) P60 to P65 (Port 6) … Input

Port 6 is a 6-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as an input port, in control mode, P60 to P65 operate as external CAN clock supply, serial interface (UART1) input/output and external interrupt request input.
An operation mode of port or control mode can be selected for each bit and specified by the port 6 mode control register (PMC6).

(a) Port mode

P60 to P65 can be set to input or output in 1-bit units using the port 6 mode register (PM6).

(b) Control mode

P60 to P65 can be set to port or control mode in 1-bit units using PMC6.

(c) CCLK (External CAN clock input) … Input

This inputs the external CAN clock supply.

(d) INT0 - INT2 (Interrupt request from peripherals) … Input

These are external interrupt request input pins.

(e) RXD1 (Receive data) … Input

These pins input serial receive data of UART1.

(f) TXD1 (Transmit data) … Output

These pins output serial transmit data of UART1.

(7) PAL0 to PAL15 (Port AL) … Input/output

Port AL is an 16-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), these operate as the address bus (A0 to A15) when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port AL mode control register (PMCAL).

(a) Port mode

PAL0 to PAL15 can be set to input or output in 1-bit units using the port AL mode register (PMAL).

(b) Control mode

PAL0 to PAL15 can be used as A0 to A15 by using PMCAL.

(c) A0 to A15 (Address) … Output

This pin outputs the lower 16-bit address of the 24-bit address in the address bus on an external access.

(8) PAH0 to PAH7 (Port AH) … Input/output

Port AH is an 8-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), these operate as the address bus (A16 to A23) when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port AH mode control register (PMCAH).

(a) Port mode

PAH0 to PAH7 can be set to input or output in 1-bit units using the port AH mode register (PMAH).

(b) Control mode

PAH0 to PAH7 can be used as A16 to A23 by using PMCAH.

(c) A16 to A23 (Address) … Output

This pin outputs the upper 8-bit address of the 24-bit address in the address bus on an external access.

(9) PDL0 to PDL15 (Port DL) … Input/output

Port DL is a 16-/8-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), these operate as the data bus (D0 to D15) when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port DL mode control register (PMCDL).

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units using the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as D0 to D15 by using PMCDL.

(10) PCS2 to PCS4 (Port CS) … Input/output

Port CS is a 3-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), it operates as control signal output when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS2 to PCS4 can be set to input or output in 1-bit units using the port CS mode register (PMCS).

(b) Control mode

PCS2 to PCS4 can be used as CS2 to CS4 by using PMCCS.

(c) $\overline{\text{CS2}}$ to $\overline{\text{CS4}}$(Chip select) … Output

This is the chip select signal for external SRAM, external ROM, or external peripheral I/O.
The signal CSn is assigned to memory block n (n = 2 to 4).
This is active for the period during which a bus cycle that accesses the corresponding memory block is activated.
It is inactive in an idle state (TI).

(11) PCT0 to PCT4 (Port CT) … Input/output

Port CT is a 5-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), it operates as control signal output when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port CT code control register (PMCCT).

(a) Port mode

PCT0 to PCT4 can be set to input or output in 1-bit units using the port CT mode register (PMCT).

(b) Control mode

PCT0 to PCT4 can be used as $\overline{\text{LWR}}$, $\overline{\text{UWR}}$, $\overline{\text{RD}}$ by using PMCCT.

(c) $\overline{\text{LWR}}$ (Lower byte write strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.
In the data bus, the lower byte is in effect. If the bus cycle is a lower memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(d) $\overline{\text{UWR}}$ (Upper byte write strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.
In the data bus, the upper byte is in effect. If the bus cycle is an upper memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(e) $\overline{\text{RD}}$ (Read strobe) … Output

This is a strobe signal that shows that the executing bus cycle is a read cycle for SRAM, external ROM, or external peripheral I/O. It is inactive in an idle state (TI).

(12) PCM0 to PCM1 (Port CM) … Input/output

Port CM is a 2-bit input/output port in which input or output can be set in 1-bit units.
Besides functioning as a port, in control mode (external expansion mode), it operates as control signal output when memory is expanded externally.
An operation mode of port or control mode can be selected for each bit and specified by the port CM code control register (PMCCM).

(a) Port mode

PCM0, PCM1 can be set to input or output in 1-bit units using the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM1 can be used as CLKOUT, $\overline{\text{WAIT}}$ by using PMCCM.

(c) $\overline{\text{WAIT}}$ (Wait) … Input

This control signal input pin, which inserts a data wait in a bus cycle, can input asynchronously with respect to a CLKOUT signal. Sampling is done at the falling edge of a CLKOUT signal in a bus cycle in a T1 or TW state. If the setup or hold time is not secured in the sampling timing, wait insertion may not be performed.

(d) CLKOUT (Clock output) … Output

This is an internal system clock output pin. In ROM-less mode output is not performed by the CLKOUT pin because it is in port mode during the reset period. To perform CLKOUT output, set this pin to control mode using the port CM mode control register (PMCCM).

(13) ANI00 to ANI11 (Analog input) … Input

These are analog input pins to the A/D converter.

(14) CLKSEL (Clock generator operating mode select) … Input

This is the input pin that specifies the operation mode of the clock generator. Fix it so that the input level does not change during operation.

(15) VCMPIN (Voltage Comparator Input)... Input

This pin is the input pin for the voltage comparator.

(16) VCMPOUT (Voltage Comparator Output)... Output

This pin is the output pin of the voltage comparator.

(17) MODE0 to MODE2 (Mode) … Input

These are the input pins that specify the operation mode. Operation modes are broadly divided into normal operation modes and flash memory programming mode. The operation mode is determined by sampling the status of each of pins MODE0 to MODE2 on a reset.
Fix these so that the input level does not change during operation.

(18) V_{PP0}, V_{PP1} (Flash Memory Programming Voltage)

High voltage apply pin for FLASH programming mode setting. Connect to Vss in normal operating mode.
The V_{PP} terminals have the function of a normal mode PIN and HIGH Voltage input PIN. The combinations of the pins MODE2-MODE0 and V_{PP} specify the basic operation modes of the VANStorm.
The status of these pins is latched while the external reset pin is at low level.

(19) $\overline{\text{RESET}}$ (Reset) … Input

RESET input is asynchronous input. When a signal having a certain low level width is input in asynchronous with the operation clock, a system reset that takes precedence over all operations occurs. Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, Watch, software STOP).

(20) NMI (NON-Maskable Interrupt Request)... input

This is the non-maskable interrupt request input pin.

(21) X1, X2 (Crystal)

These pins connect a resonator or crystal for system clock generation.
They also can input external clocks. For external clock input, connect to the X1 pin and leave the X2 pin open.

(22) CV_{DD} (Power supply for clock generator)

This is the positive power supply pin for the clock generator.

(23) CV_{SS} (Ground for clock generator)

This is the ground pin for the clock generator.

(24) V_{DD5} (Power supply)

This is the positive power supply pin for the peripheral interface.

(25) V_{SS5} (Ground)

This is the ground pin for the peripheral interface.

(26) V_{DD3} (Power supply)

This is the positive power supply pin for the internal CPU.

(27) V_{SS3} (Ground)

This is the ground pin for the internal CPU.

(28) AV_{DD} (Analog power supply)

This is the analog positive power supply pin for the A/D converter.

(29) AV_{SS} (Analog ground)

This is the ground pin for the A/D converter.

(30) AV_{REF} (Analog reference voltage) … Input

These are the reference voltage supply pins for the A/D converter.

(31) TXVAN0, TXVAN1 (Transmit data for Vehicle Area Network) … Output

This pin outputs FVANN serial transmit data.

(32) RX0VAN0, RX1VAN0, RX2VAN0, RX0VAN1, RX1VAN1, RX2VAN1 (Receive data for Vehicle Area Network) … Input

This pin inputs FVAN serial receive data.

2.3 Types of Pin I/O Circuit and Connection of Unused Pin

Pin			I/O Circuit Type	Recommended Connection
P10	CRXD1		5-K	For input: individually connect to V_{DD5} or V_{SS5} via a resistor. For output: leave open.
P11	CTXD1			
P12				
P13				
P14				
P15				
P16				
P20	SI0		5	
P21	SO0		5-K	
P22	$\overline{SCK0}$		5	
P23	SI1		5-K	
P24	SO1			
P25	$\overline{SCK1}$			
P26	RXD0			
P27	TXD0			
P30	TIE0	INTPE00	5-K	
P31	TOE10	INTPE10		
P32	TOE20	INTPE20		
P33	TOE30	INTPE30		
P34	TOE40	INTPE40		
P35	TCLRE0	INTPE50		
P40	TIE1	INTPE01	5-K	
P41	TOE11	INTPE11		
P42	TOE21	INTPE21		
P43	TOE31	INTPE31		
P44	TOE41	INTPE41		
P45	TCLRE1	INTPE51		
P50	TIE2	INTPE02	5-K	
P51	TOE12	INTPE12		
P52	TOE22	INTPE22		
P53	TOE32	INTPE32		
P54	TOE42	INTPE42		
P55	TCLRE2	INTPE52		
P60	CCLK		5-K	
P61	INT0			
P62	INT1			
P63	INT2			
P64	RXD1			
P65	TXD1			

Pin			I/O Circuit Type	Recommended Connection
PAL0	A0		5-K	For input: individually connect to V_{DD5} or V_{SS5} via a resistor. For output: leave open.
PAL1	A1			
PAL2	A2			
PAL3	A3			
PAL4	A4			
PAL5	A5			
PAL6	A6			
PAL7	A7			
PAL8	A8			
PAL9	A9			
PAL10	A10			
PAL11	A11			
PAL12	A12			
PAL13	A13			
PAL14	A14			
PAL15	A15			
PAH0	A16		5	
PAH1	A17			
PAH2	A18			
PAH3	A19			
PAH4	A20			
PAH5	A21			
PAH6	A22			
PAH7	A23			
PCM0	$\overline{\text{WAIT}}$		5-K	
PCM1	CLKOUT			
PCS2	$\overline{\text{CS2}}$		5-K	
PCS3	$\overline{\text{CS3}}$			
PCS4	$\overline{\text{CS4}}$			
PCT0	$\overline{\text{LWR}}$		5-K	
PCT1	$\overline{\text{UWR}}$			
PCT2				
PCT3				
PCT4	$\overline{\text{RD}}$			

Pin			I/O Circuit Type	Recommended Connection
PDL0	D0		5-K	For input: individually connect to V_{DD5} or V_{SS5} via a resistor. For output: leave open.
PDL1	D1			
PDL2	D2			
PDL3	D3			
PDL4	D4			
PDL5	D5			
PDL6	D6			
PDL7	D7			
PDL8	D8			
PDL9	D9			
PDL10	D10			
PDL11	D11			
PDL12	D12			
PDL13	D13			
PDL14	D14			
PDL15	D15			
RX2VAN0			2	individually connect to V_{DD5} or V_{SS5} via a resistor.
RX1VAN0				
RX0VAN0				
RX2VAN1				
RX1VAN1				
RX0VAN1				
TXVAN0			19	leave open
TXVAN1				
ANI0-ANI11			7	Individually connect to AV_{DD} or AV_{SS} via a resistor.
MODE0			2	V_{SS5x}
MODE1			2	V_{DD5x}
MODE2			2	V_{SS5x}
V_{PP0},V_{PP1}			-	connect to V_{SS} via a resistor.
VCPMOUT	NMI		5-K	-
VCMPIN			1	connect to V_{DD5} via a resistor.
$\overline{\text{RESET}}$			2	-
CLKSEL			2	connect to V_{DD5} or V_{SS5} via a resistor.
CLOCKIN			2	connect to V_{SS5} via a resistor.
X2			-	Please refer to the datasheet
AV_{DD}			-	V_{DD5x}
AV_{REF}			-	AV_{DD}
AV_{SS}			-	V_{SS5x}

Figure 2-1: Pin I/O Circuits



[MEMO]

Chapter 3 CPU Function

The CPU of the V850E/ VANStorm is based on a RISC architecture and executes almost all the instructions in one clock cycle, using a 5-stage pipeline control.

3.1 Features

- Minimum instruction cycle: 50 ns (@ internal 20 MHz operation)
- Memory space
  - Program space: 64 MB linear
  - Data space: 4 GB linear
- Thirty-two 32-bit general registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiplication/division instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction (barrel shifter)
- Long/short instruction format
- Four types of bit manipulation instructions
  - Set
  - Clear
  - Not
  - Test

3.2 CPU Register Set

The registers of the V850E/ VANStorm can be classified into two categories: a general program register set and a dedicated system register set. All the registers are 32-bit width.
For details, refer to V850E1 User's Manual Architecture.

Figure 3-1: CPU Register Set

(1) Program register set

31		0
r0	(Zero Register)	
r1	(Reserved for Assembler)	
r2	(Interrupt Stack Pointer)	
r3	(Stack Pointer (SP))	
r4	(Global Pointer (GP))	
r5	(Text Pointer (TP))	
r6		
r7		
r8		
r9		
r10		
r11		
r12		
r13		
r14		
r15		
r16		
r17		
r18		
r19		
r20		
r21		
r22		
r23		
r24		
r25		
r26		
r27		
r28		
r29		
r30	(Element Pointer (EP))	
r31	(Link Pointer (LP))	

31		0
PC	(Program Counter)	

(2) System register set

31		0
EIPC	(Status Saving Register during interrupt)	
EIPSW	(Status Saving Register during interrupt)	
FEPC	(Status Saving Register during NMI)	
FEPSW	(Status Saving Register during NMI)	
ECR	(Interrrupt Source Register)	
PSW	(Program Status Word)	
CTPC	(Status Saving Register during CALLT execution)	
CTPSW	(Status Saving Register during CALLT execution)	
DBPC	(Status Saving Register during exception/debug trap)	
DBPSW	(Status Saving Register during exception/debug trap)	
CTBP	(CALLT Base Pointer)	

3.2.1 Program register set

The program register set includes general registers and a program counter.

(1) General registers

Thirty-two general registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.
However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. r0 is a register that always holds 0, and is used for operations using 0 and offset 0 addressing. r30 is used, by means of the SLD and SST instructions, as a base pointer for when memory is accessed. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used.

Table 3-1: Program Registers

Name	Usage	Operation
r0	Zero register	Always holds 0
r1	Assembler-reserved register	Working register for generating 32-bit immediate data
r2	Address/data variable registers	
r3	Stack pointer	Used to generate stack frame when function is called
r4	Global pointer	Used to access global variable in data area
r5	Text pointer	Register to indicate the start of the text area (where program code is located)
r6 to r29	Address/data variable registers	
r30	Element pointer	Base pointer when memory is accessed
r31	Link pointer	Used by compiler when calling function
PC	Program counter	Holds instruction address during program execution

(2) Program counter

This register holds the instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored.
Bit 0 is fixed to 0, and branching to an odd address cannot be performed.

Figure 3-2: Program Counter (PC)



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.
To read/write these system registers, use the system register load/store instruction (LDSR or STSR instruction) with a specific system register number indicated below.

Table 3-2: System Register Numbers

No.	System Register Name	Operand Specification	
		LDSR Instruction	STSR Instruction
0	Status saving register during interrupt (EIPC)**Note 1**	O	O
1	Status saving register during interrupt (EIPSW)	O	O
2	Status saving register during NMI (FEPC)	O	O
3	Status saving register during NMI (FEPSW)	O	O
4	Interrupt source register (ECR)	×	O
5	Program status word (PSW)	O	O
6 to 15	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	×
16	Status saving register during CALLT execution (CTPC)	O	O
17	Status saving register during CALLT execution (CTPSW)	O	O
18	Status saving register during exception/debug trap (DBPC)	O**Note 2**	O
19	Status saving register during exception/debug trap (DBPSW)	O**Note 2**	O
20	CALLT base pointer (CTBP)	O	O
21 to 31	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	×

Notes: **1.** Because this register has only one set, to approve multiple interrupts, it is necessary to save this register by program.
2. Access is only possible while the DBTRAP instruction is executed.

Caution: Even if bit 0 of EIPC, FEPC, or CTPC is set to 1 with the LDSR instruction, bit 0 will be ignored when the program returned by RETI instruction after interrupt servicing (because bit 0 of the PC is fixed to 0). When setting the value of EIPC, FEPC, or CTPC, use the even value (bit 0 = 0).

Remark: O:Access allowed
×:Access prohibited

Figure 3-3: Interrupt Source Register (ECR)



Bit Position	Bit Name	Function
31 to 16	FECC	Exception code of non-maskable interrupt (NMI)
15 to 0	EICC	Exception code of exception/maskable interrupt

Figure 3-4: Program Status Word (PSW)

Bit Position	Flag	Function
31 to 8	RFU	Reserved field (fixed to 0).
7	NP	Indicates that non-maskable interrupt (NMI) processing is in progress. This flag is set when NMI is accepted, and disables multiple interrupts. 0: NMI servicing not under execution. 1: NMI servicing under execution.
6	EP	Indicates that exception processing is in progress. This flag is set when an exception is generated. Moreover, interrupt requests can be accepted when this bit is set. 0: Exception processing not under execution. 1: Exception processing under execution.
5	ID	Displays whether a maskable interrupt request has been acknowledged or not. 0: Interrupt enabled. 1: Interrupt disabled.
4	SAT**Note**	Displays that the operation result of a saturated operation processing instruction is saturated due to overflow. Due to the cumulative flag, if the operation result is saturated by the saturation operation instruction, this bit is set (1), but is not cleared (0) even if the operation results of subsequent instructions are not saturated. To clear (0) this bit, load the data in PSW. Note that in a general arithmetic operation, this bit is neither set (1) nor cleared (0). 0: Not saturated. 1: Saturated.
3	CY	This flag is set if carry or borrow occurs as result of operation (if carry or borrow does not occur, it is reset). 0: Carry or borrow does not occur. 1: Carry or borrow occurs.
2	OV**Note**	This flag is set if overflow occurs during operation (if overflow does not occur, it is reset). 0: Overflow does not occur. 1: Overflow occurs.
1	S**Note**	This flag is set if the result of operation is negative (it is reset if the result is positive). 0: The operation result was positive or 0. 1: The operation result was negative.
0	Z	This flag is set if the result of operation is zero (if the result is not zero, it is reset). 0: The operation result was not 0. 1: The operation result was 0.

Note: The result of a saturation-processed operation is determined by the contents of the OV and S flags in the saturation operation. Simply setting the OV flag (1) will set the SAT flag (1) in a saturation operation.

Status of Operation Result	Flag Status			Saturation-Processed Operation Result
	SAT	OV	S	
Maximum positive value exceeded	1	1	0	7FFFFFFFH
Maximum negative value exceeded	1	1	1	80000000H
Positive (maximum not exceeded)	Retains the value before operation	0	0	Operation result itself
Negative (maximum not exceeded)			1	

3.3 Operation Modes

3.3.1 Operation modes

The V850E/ VANStorm has the following operations modes. Mode specification is carried out by the MODE0 to MODE2 pins.

(1) Normal operation mode

(a) Single-chip mode

Access to the internal ROM is enabled.

In single-chip mode, after system reset is cleared, each pin related to the bus interface enters the port mode, program execution branches to the reset entry address of the internal ROM, and instruction processing starts. By setting the PMCAL, PMCAH, PMCDL, PMCCS, PMCCT, and PMCCM registers to control mode by instruction, an external device can be connected to the external memory area.

(b) ROM-less mode

After system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. Fetching of instructions and data access for internal ROM becomes impossible.

The initial value of the register differs depending on the mode.

Table 3-3: Register Initial Values by Operation Modes

Operation Mode		PMCAL	PMCAH	PMCDL	PMCCS	PMCCT	PMCCM	BSC
Normal operation mode	ROM-less mode	FFFFH	03FFH	FFFFH	FFH	F3H	3FH	5555H
	Single-chip mode	0000H	0000H	0000H	00H	00H	00H	5555H

(2) Flash memory programming mode

If this mode is specified, it becomes possible for the flash programmer to run a program to the internal flash memory.

3.3.2 Operation mode specification

The operation mode is specified according to the status of pins MODE0 to MODE2. In an application system fix the specification of these pins and do not change them during operation. Operation is not guaranteed if these pins are changed during operation.

(a) µPD76F0018

V_{PP}	MODE2	MODE1	MODE0	Operation Mode		Remarks
0 V	L	L	L	Normal operation	ROM-less mode	16-bit data bus
0 V	L	H	L		Single-chip mode	–
7.8 V	L	H	L	Flash memory programming mode		–
Other than above				Setting prohibited		

Remarks: **1.** L: Low-level input
2. H: High-level input

3.4 Address Space

3.4.1 CPU address space

The CPU of the V850E/ VANStorm is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). Also, in instruction address addressing, a maximum of 64 MB of linear address space (program space) is supported.
Figure 3-5 shows the CPU address space.

Figure 3-5: CPU Address Space



3.4.2 Image

64 MB physical address space is seen as 64 images in the 4 GB CPU address space. In actuality, the same 64 MB physical address space is accessed regardless of the values of bits 31 to 26 of the CPU address. Figure 3-6 shows the image of the virtual addressing space.
Physical address x0000000H can be seen as CPU address 00000000H, and in addition, can be seen as address 04000000H, address 08000000H, … , address F8000000H, or address FC000000H.

Figure 3-6: Image on Address Space



3.4.3 Wrap-around of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are set to “0”, and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to 26 as a result of branch address calculation, the higher 6 bits ignore the carry or borrow.
Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 03FFFFFFH become contiguous addresses. Wrap-around refers to the situation that the lower-limit address and upper-limit address become contiguous like this.

Figure 3-7: Wrap-around of Program Space



Caution: No instruction can be fetched from the 4 KB area of 03FFF000H to 03FFFFFFH because this area is defined as peripheral I/O area. Therefore, do not execute any branch address calculation in which the result will reside in any part of this area.

(2) Data space

The result of operand address calculation that exceeds 32 bits is ignored.
Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address FFFFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.

Figure 3-8: Wrap-around of Data Space



3.4.4 Memory map

The V850E/ VANStorm reserves areas as shown in Figure 3-9. Each mode is specified by the MODE0 to MODE2 pins.

Figure 3-9: Memory Map



Note: By setting the PMCAL, PMCAH, PMCDL, PMCCS, PMCCT, and PMCCM registers to control mode by instruction, this area can be used as external memory area.

3.4.5 Area

(1) Internal ROM area

(a) Memory map

1 MB of internal ROM area, addresses 00000H to FFFFFH, is reserved.

256 KB are provided in the following addresses as physical internal ROM (flash memory).

- Addresses 000000H to 03FFFFH

(b) Interrupt/exception table

The V850E/ VANStorm increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is accepted, execution jumps to the handler address, and the program written at that memory is executed. Table 3-4 shows the sources of interrupts/exceptions, and the corresponding addresses.

Table 3-4: Interrupt/Exception Table (Sheet 1 of 2)

Start Address of Interrupt/ Exception Table	Interrupt/Exception Source
00000000H	RESET
00000010H	NMIVC
00000020H	NMIWDT
00000040H	TRAP0n (n = 0 to F)
00000050H	TRAP1n (n = 0 to F)
00000060H	ILGOP/DBTRAP
00000080H	CINTLPOW
00000090H	AD/INTDET
000000A0H	INTWT
000000B0H	TINTCMD0
000000C0H	TINTCMD1
000000D0H	INTWTI
000000E0H	EXTERNAL0
000000F0H	EXTERNAL1
00000100H	EXTERNAL2
00000110H	TINTOVE00
00000120H	TINTOVE10
00000130H	TINTCCE00/INTPE00
00000140H	TINTCCE10/INTPE10
00000150H	TINTCCE20/INTPE20
00000160H	TINTCCE30/INTPE30
00000170H	TINTCCE40/INTPE40
00000180H	TINTCCE50/INTPE50
00000190H	TINTOVE01
000001A0H	TINTOVE11
000001B0H	TINTCCE01/INTPE01
000001C0H	TINTCCE11/INTPE11
000001D0H	TINTCCE21/INTPE21
000001E0H	TINTCCE31/INTPE31
000001F0H	TINTCCE41/INTPE41
00000200H	TINTCCE51/INTPE51
00000210H	TINTOVE02
00000220H	TINTOVE12
00000230H	TINTCCE02/INTPE02
00000240H	TINTCCE12/INTPE12
00000250H	TINTCCE22/INTPE22
00000260H	TINTCCE32/INTPE32
00000270H	TINTCCE42/INTPE42
00000280H	TINTCCE52/INTPE52
00000290H	INTAD
000002A0H	INTMAC
000002C0H	CAN1REC
000002D0H	CAN1TRX

Table 3-4: Interrupt/Exception Table (Sheet 2 of 2)

000002E0H	CAN1ERR
00000350H	INTCSI0
00000360H	INTCSI1
00000370H	INTSER0
00000380H	INTSR0
00000390H	INTST0
000003D0H	INTSER2
000003E0H	INTSR2
000003F0H	INTST2
00000450H	INTFVAN0
00000460H	INTFVAN1

(2) Internal RAM area

12 KB of memory, addresses 3FFC000H to 3FFEFFFH, are reserved for the internal RAM area. In the µPD76F0018 the 8 KB of addresses 3FFC000H to 3FFDFFFH are provided as internal physical RAM.

Figure 3-10: Internal RAM Area



(3) Internal peripheral I/O area

4 KB of memory, addresses 3FFF000H to 3FFFFFFH, is provided as an internal peripheral I/O area.

Figure 3-11: Internal Peripheral I/O Area



Peripheral I/O registers associated with the operation mode specification and the state monitoring for the internal peripherals I/O are all memory-mapped to the internal peripheral I/O area. Program fetches cannot be executed from this area.

Cautions: 1. In the V850E/ VANStorm, no registers exist which are capable of word access. But if a register is word accessed, half word access is performed twice in the order of lower address, then higher address of the word area, ignoring the lower 2 bits of the address.

2. For registers in which byte access is possible, if half word access is executed, the higher 8 bits become undefined during the read operation, and the lower 8 bits of data are written to the register during the write operation.

3. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

Additionally to the peripheral I/O area, a 16 KB area is provided as a programmable peripheral I/O area (refer to Chapter **3.4.9 Programmable peripheral I/O registers**).

(4) External memory area

The following areas can be used as external memory area.
When in single-chip mode: 0100000H to 3FFBFFFH
When in ROM-less mode:0000000H to 3FFBFFFH

Access to the external memory area uses the chip select signal assigned to each memory block (which is carried out in the CS unit set by chip area selection control registers 0 and 1 (CSC0, CSC1)).
Furthermore, the internal ROM, internal RAM, and internal peripheral I/O areas cannot be accessed as external memory areas.

3.4.6 External memory expansion

By setting the port n mode control register (PMCn) to control mode, an external memory device can be connected to the external memory space using each pin of ports AL, AH, DL, CS, CT, and CM. Each register is set by selecting control mode for each pin of these ports using PMCn (n = AL, AH, DL, CS, CT, CM).
Furthermore, the status after reset differs as shown below in accordance with the operating mode specification set by pins MODE0 to MODE2 (please refer to Chapter **3.3 Operation Modes**).

(a) In the case of ROM-less mode

Because each pin of ports AL, AH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

(b) In the case of single-chip mode

After reset, since the internal ROM area is accessed, each pin of ports AL, AH, DL, CS, CT, and CM enters the port mode and external devices cannot be used.
To use external memory, set the port n mode control register (PMCn).

Remark: n = AL, AH, DL, CS, CT, CM

3.4.7 Recommended use of address space

The architecture of the V850E/ VANStorm requires that a register is utilized for address generation when accessing operand data in the data space. Operand data access from instruction can be directly executed at the address in this pointer register ±32 KB. However, the use of general registers as pointer registers decreases the number of usable general registers for handling variables, but minimizes the deterioration of address calculation performance when changing the pointer value and minimizes the program size as well.
To enhance the efficiency of using the pointer in consideration of the memory map of the V850E/ VANStorm, the following points are recommended:

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to zero (0), and only the lower 26 bits are valid. Therefore, a contiguous 64 MB space, starting from address 00000000H, unconditionally corresponds to the memory map of the program space.

(2) Data space

For the efficient use of resources to be performed through the wrap-around feature of the data space, the continuous 16 MB address spaces 00000000H to 00FFFFFFH and FF000000H to FFFFFFFFH of the 4 GB CPU address space are used as the data space. With the V850E/ VANStorm, 64 MB physical address space is seen as images in the 4 GB CPU address space. The highest bit (bit 25) of this 26-bit address is assigned as address sign-extended to 32 bits.

Figure 3-12: Example Application of wrap-around



When R = r0 (zero register) is specified with the LD/ST disp16 [R] instruction, an addressing range of 00000000H ±32 KB can be referenced with the sign-extended, 16-bit displacement value. By mapping the external memory into the 16 KB area in Figure 3-12, all resources including internal hardware can be accessed with the same pointer.
The zero register (r0) is a register set to 0 by hardware, and eliminates the need for additional registers for the pointer.

Figure 3-13: Recommended Memory Map



Note: This area cannot be used as a program area.

Remarks: **1.** The arrows indicate the recommended area.
2. This is a recommended memory map when the µPD76F0018 is set to single-chip mode, and used as external expansion mode.

3.4.8 Peripheral I/O registers

Table 3-5: List of Peripheral I/O Registers (Sheet 1 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF000H	Port AL	PAL	R/W			×	Undefined
FFFF000H	Port ALL	PALL	R/W	×	×		Undefined
FFFF001H	Port ALH	PALH	R/W	×	×		Undefined
FFFF002H	Port AH	PAH	R/W			×	Undefined
FFFF002H	Port AHL	PAHL	R/W	×	×		Undefined
FFFF003H	Port AHH	PAHH	R/W	×	×		Undefined
FFFF004H	Port DL	PDL	R/W			×	Undefined
FFFF004H	Port DLL	PDLL	R/W	×	×		Undefined
FFFF005H	Port DLH	PDLH	R/W	×	×		Undefined
FFFF008H	Port CS	PCS	R/W	×	×		Undefined
FFFF00AH	Port CT	PCT	R/W	×	×		Undefined
FFFF00CH	Port CM	PCM	R/W	×	×		Undefined
FFFF020H	Port AL mode register	PMAL	R/W			×	FFFFH
FFFF020H	Port AL mode register L	PMALL	R/W	×	×		FFH
FFFF021H	Port AL mode register H	PMALH	R/W	×	×		FFH
FFFF022H	Port AH mode register	PMAH	R/W			×	FFFFH
FFFF022H	Port AH mode register L	PMAHL	R/W	×	×		FFH
FFFF023H	Port AH mode register H	PMAHH	R/W	×	×		FFH
FFFF024H	Port DL mode register	PMDL	R/W			×	FFFFH
FFFF024H	Port DL mode register L	PMDLL	R/W	×	×		FFH
FFFF025H	Port DL mode register H	PMDLH	R/W	×	×		FFH
FFFF028H	Port CS mode register	PMCS	R/W	×	×		FFH
FFFF02AH	Port CT mode register	PMCT	R/W	×	×		FFH
FFFF02CH	Port CM mode register	PMCM	R/W	×	×		FFH
FFFF040H	Port AL mode control register	PMCAL	R/W			×	0000H
FFFF040H	Port AL mode control register L	PMCALL	R/W	×	×		00H
FFFF041H	Port AL mode control register H	PMCALH	R/W	×	×		00H
FFFF042H	Port AH mode control register	PMCAH	R/W			×	0000H
FFFF042H	Port AH mode control register L	PMCAHL	R/W	×	×		00H
FFFF043H	Port AH mode control register H	PMCAHH	R/W	×	×		00H
FFFF044H	Port DL mode control register	PMCDL	R/W			×	0000H
FFFF044H	Port DL mode control register L	PMCDLL	R/W	×	×		00H
FFFF045H	Port DL mode control register H	PMCDLH	R/W	×	×		00H
FFFF048H	Port CS mode control register	PMCCS	R/W	×	×		00H/FFH
FFFF04AH	Port CT mode control register	PMCCT	R/W	×	×		00H/F3H
FFFF04CH	Port CM mode control register	PMCCM	R/W	×	×		00H/3FH
FFFF060H	Chip area select control register 0	CSC0	R/W			×	2C11H
FFFF062H	Chip area select control register 1	CSC1	R/W			×	2C11H
FFFF064H	Peripheral area select control register	BPC	R/W			×	0FFFH
FFFF066H	Bus size configuration register	BSC	R/W			×	5555H
FFFF068H	Endian configuration register	BEC	R/W			×	0000H

Table 3-5: List of Peripheral I/O Registers (Sheet 2 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF06AH	Cache Configuration Register	BHC	R/W			×	0000H
FFFF06EH	System wait control register	VSWC	R/W	×	×		77H
FFFF100H	Interrupt mask register 0	IMR0	R/W			×	FFFFH
FFFF100H	Interrupt mask register 0L	IMR0L	R/W	×	×		FFH
FFFF101H	Interrupt mask register 0H	IMR0H	R/W	×	×		FFH
FFFF102H	Interrupt mask register 1	IMR1	R/W	×	×	×	FFFFH
FFFF102H	Interrupt mask register 1L	IMR1L	R/W	×	×		FFH
FFFF103H	Interrupt mask register 1H	IMR1H	R/W	×	×		FFH
FFFF104H	Interrupt mask register 2	IMR2	R/W	×	×	×	FFFFH
FFFF104H	Interrupt mask register 2L	IMR2L	R/W	×	×		FFH
FFFF105H	Interrupt mask register 2H	IMR2H	R/W	×	×		FFH
FFFF106H	Interrupt mask register 3	IMR3	R/W		×	×	FFFFH
FFFF106H	Interrupt mask register 3L	IMR3L	R/W	×	×		FFH
FFFF107H	Interrupt mask register 3H	IMR3H	R/W	×	×		FFH
FFFF110H	Interrupt control register	PIC0	R/W	×	×		47H
FFFF112H	Interrupt control register	PIC1	R/W	×	×		47H
FFFF114H	Interrupt control register	PIC2	R/W	×	×		47H
FFFF116H	Interrupt control register	PIC3	R/W	×	×		47H
FFFF118H	Interrupt control register	PIC4	R/W	×	×		47H
FFFF11AH	Interrupt control register	PIC5	R/W	×	×		47H
FFFF11CH	Interrupt control register	PIC6	R/W	×	×		47H
FFFF11EH	Interrupt control register	PIC7	R/W	×	×		47H
FFFF120H	Interrupt control register	PIC8	R/W	×	×		47H
FFFF122H	Interrupt control register	PIC9	R/W	×	×		47H
FFFF124H	Interrupt control register	PIC10	R/W	×	×		47H
FFFF126H	Interrupt control register	PIC11	R/W	×	×		47H
FFFF128H	Interrupt control register	PIC12	R/W	×	×		47H
FFFF12AH	Interrupt control register	PIC13	R/W	×	×		47H
FFFF12CH	Interrupt control register	PIC14	R/W	×	×		47H
FFFF12EH	Interrupt control register	PIC15	R/W	×	×		47H
FFFF130H	Interrupt control register	PIC16	R/W	×	×		47H
FFFF132H	Interrupt control register	PIC17	R/W	×	×		47H
FFFF134H	Interrupt control register	PIC18	R/W	×	×		47H
FFFF136H	Interrupt control register	PIC19	R/W	×	×		47H
FFFF138H	Interrupt control register	PIC20	R/W	×	×		47H
FFFF13AH	Interrupt control register	PIC21	R/W	×	×		47H
FFFF13CH	Interrupt control register	PIC22	R/W	×	×		47H
FFFF13EH	Interrupt control register	PIC23	R/W	×	×		47H
FFFF140H	Interrupt control register	PIC24	R/W	×	×		47H
FFFF142H	Interrupt control register	PIC25	R/W	×	×		47H
FFFF144H	Interrupt control register	PIC26	R/W	×	×		47H
FFFF146H	Interrupt control register	PIC27	R/W	×	×		47H
FFFF148H	Interrupt control register	PIC28	R/W	×	×		47H

Table 3-5: List of Peripheral I/O Registers (Sheet 3 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF14AH	Interrupt control register	PIC29	R/W	×	×		47H
FFFF14CH	Interrupt control register	PIC30	R/W	×	×		47H
FFFF14EH	Interrupt control register	PIC31	R/W	×	×		47H
FFFF150H	Interrupt control register	PIC32	R/W	×	×		47H
FFFF152H	Interrupt control register	PIC33	R/W	×	×		47H
FFFF154H	Interrupt control register	PIC34	R/W	×	×		47H
FFFF156H	Interrupt control register	PIC35	R/W	×	×		47H
FFFF158H	Interrupt control register	PIC36	R/W	×	×		47H
FFFF15AH	Interrupt control register	PIC37	R/W	×	×		47H
FFFF15CH	Interrupt control register	PIC38	R/W	×	×		47H
FFFF16AH	Interrupt control register	PIC45	R/W	×	×		47H
FFFF16CH	Interrupt control register	PIC46	R/W	×	×		47H
FFFF16EH	Interrupt control register	PIC47	R/W	×	×		47H
FFFF170H	Interrupt control register	PIC48	R/W	×	×		47H
FFFF172H	Interrupt control register	PIC49	R/W	×	×		47H
FFFF174H	Interrupt control register	PIC50	R/W	×	×		47H
FFFF176H	Interrupt control register	PIC51	R/W	×	×		47H
FFFF178H	Interrupt control register	PIC52	R/W	×	×		47H
FFFF17AH	Interrupt control register	PIC53	R/W	×	×		47H
FFFF17CH	Interrupt control register	PIC54	R/W	×	×		47H
FFFF17EH	Interrupt control register	PIC55	R/W	×	×		47H
FFFF18AH	Interrupt control register	PIC61	R/W	×	×		47H
FFFF18CH	Interrupt control register	PIC62	R/W	×	×		47H
FFFF1FAH	In-service priority register	ISPR	R	×	×		00H
FFFF1FCH	Command register	PRCMD	W		×		Undefined
FFFF1FEH	Power save control register	PSC	R/W	×	×		00H
FFFF200H	A/D converter with scan mode register 0	ADSCM0	R/W	×	×	×	0000H
FFFF202H	A/D converter with scan mode register 1	ADSCM1	R/W	×	×	×	0000H
FFFF204H	A/D Voltage Detect mode register	ADETM	R/W	×	×	×	0000H
FFFF210H	A/D conversion result register 0	ADCR0	R			×	Undefined
FFFF212H	A/D conversion result register 1	ADCR1	R			×	Undefined
FFFF214H	A/D conversion result register 2	ADCR2	R			×	Undefined
FFFF216H	A/D conversion result register 3	ADCR3	R			×	Undefined
FFFF218H	A/D conversion result register 4	ADCR4	R			×	Undefined
FFFF21AH	A/D conversion result register 5	ADCR5	R			×	Undefined
FFFF21CH	A/D conversion result register 6	ADCR6	R			×	Undefined
FFFF21EH	A/D conversion result register 7	ADCR7	R			×	Undefined
FFFF220H	A/D conversion result register 8	ADCR8	R			×	Undefined
FFFF222H	A/D conversion result register 9	ADCR9	R			×	Undefined
FFFF224H	A/D conversion result register 10	ADCR10	R			×	Undefined
FFFF226H	A/D conversion result register 11	ADCR11	R			×	Undefined

Table 3-5: List of Peripheral I/O Registers (Sheet 4 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF400H	Port1	P1	R/W	×	×		Undefined
FFFF402H	Port2	P2	R/W	×	×		Undefined
FFFF404H	Port3	P3	R/W	×	×		Undefined
FFFF406H	Port4	P4	R/W	×	×		Undefined
FFFF408H	Port5	P5	R/W	×	×		Undefined
FFFF40AH	Port6	P6	R/W	×	×		Undefined
FFFF420H	Port1 mode	PM1	R/W	×	×		FFH
FFFF422H	Port2 mode	PM2	R/W	×	×		FFH
FFFF424H	Port3 mode	PM3	R/W	×	×		FFH
FFFF426H	Port4 mode	PM4	R/W	×	×		FFH
FFFF428H	Port5 mode	PM5	R/W	×	×		FFH
FFFF42AH	Port6 mode	PM6	R/W	×	×		FFH
FFFF440H	Port1 mode control	PMC1	R/W	×	×		00H
FFFF442H	Port2 mode control	PMC2	R/W	×	×		00H
FFFF444H	Port3 mode control	PMC3	R/W	×	×		00H
FFFF446H	Port4 mode control	PMC4	R/W	×	×		00H
FFFF448H	Port5 mode control	PMC5	R/W	×	×		00H
FFFF44AH	Port6 mode control	PMC6	R/W	×	×		00H
FFFF480H	Bus Cycle Type Control register 0	BCT0	R/W			×	8888H
FFFF482H	Bus Cycle Type Control register 1	BCT1	R/W			×	8888H
FFFF484H	Data Wait Control register 0	DWC0	R/W			×	7777H
FFFF486H	Data Wait Control register 1	DWC1	R/W			×	7777H
FFFF488H	Bus Cycle Control register	BCC	R/W			×	FFFFH
FFFF48AH	Address Setup Wait Control Register	ASC	R/W			×	FFFFH
FFFF48CH	Bus Cycle Period Control Register	BCP	R/W	×	×		00H
FFFF49AH	Page-ROM Configuration register	PRC				×	7000H
FFFF540H	Timer D0 counter	TMD0	R			×	0000H
FFFF542H	Timer D0 compare register	CMD0	R/W			×	0000H
FFFF544H	Timer D0 Control register	TMCD0	R/W	×	×		0000H
FFFF550H	Timer D1 counter	TMD1	R			×	0000H
FFFF552H	Timer D1 compare register	CMD1	R/W			×	0000H
FFFF554H	Timer D1 Control register	TMCD1	R/W	×	×		0000H
FFFF560H	Watch timer mode register	WTM		×	×		0000H
FFFF570H	Watch dog timer mode register	WDTM		×	×		0000H
FFFF640H	Timer Macro Clock Stop Register	STOPTE0	R/W	×	×	×	0000H
FFFF642H	Count Clock / Control Edge Selection Register	CSE0	R/W	×	×	×	0000H
FFFF644H	Subchannel Input Event Edge Selection Register	SESE0	R/W	×	×	×	0000H
FFFF646H	Timebases Control Register	TCRE0	R/W	×	×	×	0000H
FFFF648H	Output Control Register	OCTLE0	R/W	×	×	×	0000H
FFFF64AH	Capture/Compare Control Register of Subchannels 0 and 5	CMSE050	R/W			×	0000H

Table 3-5: List of Peripheral I/O Registers (Sheet 5 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF64CH	Capture/Compare Control Register of Subchannels 1 and 2	CMSE120	R/W			×	0000H
FFFF64EH	Capture/Compare Control Register of Subchannels 3 and 4	CMSE340	R/W			×	0000H
FFFF650H	Secondary Capture/Compare Register of Subchannel 1	CVSE10	R/W			×	0000H
FFFF652H	Primary Capture/Compare Register of Subchannel 1	CVPE10	R			×	0000H
FFFF654H	Secondary Capture/Compare Register of Subchannel 2	CVSE20	R/W			×	0000H
FFFF656H	Primary Capture/Compare Register of Subchannel 2	CVPE20	R			×	0000H
FFFF658H	Secondary Capture/Compare Register of Subchannel 3	CVSE30	R/W			×	0000H
FFFF65AH	Primary Capture/Compare Register of Subchannel 3	CVPE30	R			×	0000H
FFFF65CH	Secondary Capture/Compare Register of Subchannel 4	CVSE40	R/W			×	0000H
FFFF65EH	Primary Capture/Compare Register of Subchannel 4	CVPE40	R			×	0000H
FFFF660H	Capture/Compare Register of Subchannel 0	CVSE00	R/W			×	0000H
FFFF662H	Capture/Compare Register of Subchannel 5	CVSE50	R/W			×	0000H
FFFF664H	Timebase Status Register	TBSTATE0	R/(W)			×	0000H
FFFF666H	Capture/Compare Subchannels 1-4 Status Register	CCSTATE0	R/(W)			×	0000H
FFFF668H	Output Delay Register	ODELE0	R/W			×	0000H
FFFF66AH	Software Event Capture Register	CSCE0	R/W			×	0000H
FFFF680H	Timer Macro Clock Stop Register	STOPTE1	R/W	×	×	×	0000H
FFFF682H	Count Clock / Control Edge Selection Register	CSE1	R/W	×	×	×	0000H
FFFF684H	Subchannel Input Event Edge Selection Register	SESE1	R/W	×	×	×	0000H
FFFF686H	Timebases Control Register	TCRE1	R/W	×	×	×	0000H
FFFF688H	Output Control Register	OCTLE1	R/W	×	×	×	0000H
FFFF68AH	Capture/Compare Control Register of Subchannels 0 and 5	CMSE051	R/W			×	0000H
FFFF68CH	Capture/Compare Control Register of Subchannels 1 and 2	CMSE121	R/W			×	0000H
FFFF68EH	Capture/Compare Control Register of Subchannels 3 and 4	CMSE341	R/W			×	0000H
FFFF690H	Secondary Capture/Compare Register of Subchannel 1	CVSE11	R/W			×	0000H
FFFF692H	Primary Capture/Compare Register of Subchannel 1	CVPE11	R			×	0000H
FFFF694H	Secondary Capture/Compare Register of Subchannel 2	CVSE21	R/W			×	0000H

Table 3-5: List of Peripheral I/O Registers (Sheet 6 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF696H	Primary Capture/Compare Register of Subchannel 2	CVPE21	R			×	0000H
FFFF698H	Secondary Capture/Compare Register of Subchannel 3	CVSE31	R/W			×	0000H
FFFF69AH	Primary Capture/Compare Register of Subchannel 3	CVPE31	R			×	0000H
FFFF69CH	Secondary Capture/Compare Register of Subchannel 4	CVSE41	R/W			×	0000H
FFFF69EH	Primary Capture/Compare Register of Subchannel 4	CVPE41	R			×	0000H
FFFF6A0H	Capture/Compare Register of Subchannel 0	CVSE01	R/W			×	0000H
FFFF6A2H	Capture/Compare Register of Subchannel 5	CVSE51	R/W			×	0000H
FFFF6A4H	Timebase Status Register	TBSTATE1	R/(W)			×	0000H
FFFF6A6H	Capture/Compare Subchannels 1-4 Status Register	CCSTATE1	R/(W)			×	0000H
FFFF6A8H	Output Delay Register	ODELE1	R/W			×	0000H
FFFF6AAH	Software Event Capture Register	CSCE1	R/W			×	0000H
FFFF6C0H	Timer Macro Clock Stop Register	STOPTE2	R/W	×	×	×	0000H
FFFF6C2H	Count Clock / Control Edge Selection Register	CSE2	R/W	×	×	×	0000H
FFFF6C4H	Subchannel Input Event Edge Selection Register	SESE2	R/W	×	×	×	0000H
FFFF6C6H	Timebases Control Register	TCRE2	R/W	×	×	×	0000H
FFFF6C8H	Output Control Register	OCTLE2	R/W	×	×	×	0000H
FFFF6CAH	Capture/Compare Control Register of Subchannels 0 and 5	CMSE052	R/W			×	0000H
FFFF6CCH	Capture/Compare Control Register of Subchannels 1 and 2	CMSE122	R/W			×	0000H
FFFF6CEH	Capture/Compare Control Register of Subchannels 3 and 4	CMSE342	R/W			×	0000H
FFFF6D0H	Secondary Capture/Compare Register of Subchannel 1	CVSE12	R/W			×	0000H
FFFF6D2H	Primary Capture/Compare Register of Subchannel 1	CVPE12	R			×	0000H
FFFF6D4H	Secondary Capture/Compare Register of Subchannel 2	CVSE22	R/W			×	0000H
FFFF6D6H	Primary Capture/Compare Register of Subchannel 2	CVPE22	R			×	0000H
FFFF6D8H	Secondary Capture/Compare Register of Subchannel 3	CVSE32	R/W			×	0000H
FFFF6DAH	Primary Capture/Compare Register of Subchannel 3	CVPE32	R			×	0000H
FFFF6DCH	Secondary Capture/Compare Register of Subchannel 4	CVSE42	R/W			×	0000H
FFFF6DEH	Primary Capture/Compare Register of Subchannel 4	CVPE42	R			×	0000H

Table 3-5: List of Peripheral I/O Registers (Sheet 7 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF6E0H	Capture/Compare Register of Subchannel 0	CVSE02	R/W			×	0000H
FFFF6E2H	Capture/Compare Register of Subchannel 5	CVSE52	R/W			×	0000H
FFFF6E4H	Timebase Status Register	TBSTATE2	R/(W)			×	0000H
FFFF6E6H	Capture/Compare Subchannels 1-4 Status Register	CCSTATE2	R/(W)			×	0000H
FFFF6E8H	Output Delay Register	ODELE2	R/W			×	0000H
FFFF6EAH	Software Event Capture Register	CSCE0	R/W			×	0000H
FFFF800H	Peripheral command register	PHCMD	W		×		Undefined
FFFF802H	Peripheral status register	PHS	R/W	×	×		00H
FFFF820H	Power save mode register	PSM	R/W	×	×		00H
FFFF822H	Clock control register	CKC	R/W	×	×		00H
FFFF824H	PLL status register	PSTAT	R	×	×		0xH
FFFF860H	Voltage comparator mode	VCMPM					00H
FFFF880H	Filter edge mode channel 00	FEM00	R/W	×	×	×	
FFFF881H	Filter edge mode channel 10	FEM10	R/W	×	×		
FFFF882H	Filter edge mode channel 20	FEM20	R/W	×	×	×	
FFFF883H	Filter edge mode channel 30	FEM30	R/W	×	×		
FFFF884H	Filter edge mode channel 40	FEM40	R/W	×	×	×	
FFFF885H	Filter edge mode channel 50	FEM50	R/W	×	×		
FFFF890H	Filter edge mode channel 01	FEM01	R/W	×	×	×	
FFFF891H	Filter edge mode channel 11	FEM11	R/W	×	×		
FFFF892H	Filter edge mode channel 21	FEM21	R/W	×	×	×	
FFFF893H	Filter edge mode channel 31	FEM31	R/W	×	×		
FFFF894H	Filter edge mode channel 41	FEM41	R/W	×	×	×	
FFFF895H	Filter edge mode channel 51	FEM51	R/W	×	×		
FFFF8A0H	Filter edge mode channel 02	FEM02	R/W	×	×	×	
FFFF8A1H	Filter edge mode channel 12	FEM12	R/W	×	×		
FFFF8A2H	Filter edge mode channel 22	FEM22	R/W	×	×	×	
FFFF8A3H	Filter edge mode channel 32	FEM32	R/W	×	×		
FFFF8A4H	Filter edge mode channel 42	FEM42	R/W	×	×	×	
FFFF8A5H	Filter edge mode channel 52	FEM52	R/W	×	×		
FFFF8B0H	Filter edge mode channel 03	FEM03	R/W	×	×	×	
FFFF8B1H	Filter edge mode channel 13	FEM13	R/W	×	×		
FFFF8B2H	Filter edge mode channel 23	FEM23	R/W	×	×	×	
FFFF900H	CSI operation mode register	CSIM0	R/W	×	×	×	00H
FFFF901H	Clock selection register	CSIC0	R/W	×	×		00H
FFFF902H	Reception data buffer register	SIRB0/	R		×	×	0000H
		SIRBL0	R		×		00H
FFFF904H	Transmission data buffer register	SOTB0/	R/W		×	×	0000H
		SOTBL0	R/W		×		00H
FFFF908H	First transmission data buffer register	SOTBF0/	R/W		×	×	0000H
		SOTBFL0	R/W		×		00H

Table 3-5: List of Peripheral I/O Registers (Sheet 8 of 8)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
FFFF90AH	Shift register	SIO0/	R/W		×	×	0000H
		SIOL0	R/W		×		00H
FFFF910H	CSI operation mode register	CSIM1	R/W	×	×	×	00H
FFFF911H	Clock selection register	CSIC1	R/W	×	×		00H
FFFF912H	Reception data buffer register	SIRB1/	R		×	×	0000H
		SIRBL1	R		×		00H
FFFF914H	Transmission data buffer register	SOTB1/	R/W		×	×	0000H
		SOTBL1	R/W		×		00H
FFFF918H	First transmission data buffer register	SOTBF1/	R/W		×	×	0000H
		SOTBFL1	R/W		×		00H
FFFF91AH	Shift register	SIO1/	R/W		×	×	0000H
		SIOL1	R/W		×		00H
FFFF920H	BRG0 pre-scalar mode register 0	PRSM0	R/W	×	×		00H
FFFF922H	Pre-scalar compare register 0	PRSCM0	R/W	×	×		00H
FFFF930H	BRG1 pre-scalar mode register1	PRSM1	R/W	×	×		00H
FFFF932H	Pre-scalar compare register1	PRSCM1	R/W	×	×		00H
FFFFA00H	UART operation mode register	ASIM0	R/W	×	×		00H
FFFFA02H	Reception buffer register	RXB0	R		×	×	FFH
FFFFA03H	UART reception error status register	ASIS0	R		×		00H
FFFFA04H	Transmission buffer register	TXB0	R/W		×	×	FFH
FFFFA05H	UART transmission error status register	ASIF0	R		×		00H
FFFFA06H	Clock selection register	CHKSR0	R/W	×	×	×	FFH
FFFFA07H	Baudrate definition register	BRGC0	R/W	×	×		00H
FFFFA20H	UART operation mode register	ASIM1	R/W	×	×		00H
FFFFA22H	Reception buffer register	RXB1	R		×	×	FFH
FFFFA23H	UART reception error status register	ASIS1	R		×		00H
FFFFA24H	Transmission buffer register	TXB1	R/W		×	×	00H
FFFFA25H	UART transmission error status register	ASIF1	R		×		FFH
FFFFA26H	Clock selection register	CHKSR1	R/W	×	×	×	00H
FFFFA27H	Baudrate definition register	BRGC1	R/W	×	×		FFH

3.4.9 Programmable peripheral I/O registers

In the V850E/ VANStorm, the 16 KB area of x0000H to x3FFFH is provided as a programmable peripheral I/O area. In this area, the area between x0000H and x0FFFH is used exclusively for the FCAN controller and the area between 0x1000 and 0x11FF is used exclusively for the two FVAN controllers.
The internal bus of the V850E/ VANStorm becomes active when the peripheral I/O register area (FFFF000H to 3FFFFFH) or the programmable peripheral I/O register area (xxxxm000H to xxxxnFFFH) is accessed (m = xx00B, n = xx11B). Note that when data is written to the peripheral I/O register area, the written contents is reflected on the peripheral I/O register since peripheral I/O register area is allocated to the last 4 KB of the programmable peripheral I/O register area.

Figure 3-14: Programmable Peripheral I/O Register (Outline)



Cautions: 1. The FCANs together with the CAN message buffer register can allocate address xxxx freely as a programmable peripheral I/O register, but once the address xxxx is set, it cannot be changed.

2. If the programmable peripheral I/O area overlaps the following areas, the programmable peripheral I/O area becomes ineffective.
- Peripheral I/O area
- ROM area
- RAM area

Remark: M = xx00B, N = xx11B

(1) Peripheral area selection control register (BPC)

This register can be read/written in 16-bit units.

Figure 3-15: Peripheral Area Selection Control Register (BPC)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
BPC	PA15	0	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	FFFFF064H	0000H

Bit Position	Bit Name	Function
15	PA15	Enables/disables usage of programmable peripheral I/O area PA15: 0 = Disables usage of programmable peripheral I/O area; 1 = Enables usage of programmable peripheral I/O area
13 to 0	PA13 to PA0	Specifies an address in programmable peripheral I/O area (corresponds to A27 to A14, respectively).

The list of the programmable peripheral I/O registers for the FCAN is shown below:

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 1 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn004H	CAN message data length register 00	M_DLC00	R/W		x		Undefined
xxxxn005H	CAN message control register 00	M_CTRL00	R/W		x		Undefined
xxxxn006H	CAN message time stamp register 00	M_TIME00	R/W			x	Undefined
xxxxn008H	CAN message data register 000	M_DATA000	R/W		x	x	Undefined
xxxxn009H	CAN message data register 001	M_DATA001	R/W		x		Undefined
xxxxn00AH	CAN message data register 002	M_DATA002	R/W		x		Undefined
xxxxn00BH	CAN message data register 003	M_DATA003	R/W		x		Undefined
xxxxn00CH	CAN message data register 004	M_DATA004	R/W		x		Undefined
xxxxn00DH	CAN message data register 005	M_DATA005	R/W		x		Undefined
xxxxn00EH	CAN message data register 006	M_DATA006	R/W		x		Undefined
xxxxn00FH	CAN message data register 007	M_DATA007	R/W		x		Undefined
xxxxn010H	CAN message ID register L00	M_IDL00	R/W			x	Undefined
xxxxn012H	CAN message ID register H00	M_IDH00	R/W			x	Undefined
xxxxn014H	CAN message configuration register 00	M_CONF00	R/W		x		Undefined
xxxxn015H	CAN message status register 00	M_STAT00	R		x		Undefined
xxxxn016H	CAN status set/cancel register 00	SC_STAT00	W			x	0000H
xxxxn024H	CAN message data length register 01	M_DLC01	R/W		x		Undefined
xxxxn025H	CAN message control register 01	M_CTRL01	R/W		x		Undefined
xxxxn026H	CAN message time stamp register 01	M_TIME01	R/W			x	Undefined
xxxxn028H	CAN message data register 010	M_DATA010	R/W		x		Undefined
xxxxn029H	CAN message data register 011	M_DATA011	R/W		x		Undefined
xxxxn02AH	CAN message data register 012	M_DATA012	R/W		x		Undefined
xxxxn02BH	CAN message data register 013	M_DATA013	R/W		x		Undefined
xxxxn02CH	CAN message data register 014	M_DATA014	R/W		x		Undefined
xxxxn02DH	CAN message data register 015	M_DATA015	R/W		x		Undefined
xxxxn02EH	CAN message data register 016	M_DATA016	R/W		x		Undefined
xxxxn02FH	CAN message data register 017	M_DATA017	R/W		x		Undefined
xxxxn030H	CAN message ID register L01	M_IDL01	R/W			x	Undefined
xxxxn032H	CAN message ID register H01	M_IDH01	R/W			x	Undefined
xxxxn034H	CAN message configuration register 01	M_CONF01	R/W		x		Undefined
xxxxn035H	CAN message status register 01	M_STAT01	R		x		Undefined
xxxxn036H	CAN status set/cancel register 01	SC_STAT01	W			x	0000H
xxxxn044H	CAN message data length register 02	M_DLC02	R/W		x		Undefined
xxxxn045H	CAN message control register 02	M_CTRL02	R/W		x		Undefined
xxxxn046H	CAN message time stamp register 02	M_TIME02	R/W			x	Undefined
xxxxn048H	CAN message data register 020	M_DATA020	R/W		x		Undefined
Xxxxn049H	CAN message data register 021	M_DATA021	R/W		x		Undefined
xxxxn04AH	CAN message data register 022	M_DATA022	R/W		x		Undefined
Xxxxn04BH	CAN message data register 023	M_DATA023	R/W		x		Undefined
xxxxn04CH	CAN message data register 024	M_DATA024	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 2 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn04DH	CAN message data register 025	M_DATA025	R/W		x		Undefined
xxxxn04EH	CAN message data register 026	M_DATA026	R/W		x		Undefined
xxxxn04FH	CAN message data register 027	M_DATA027	R/W		x		Undefined
xxxxn050H	CAN message ID register L02	M_IDL02	R/W			x	Undefined
xxxxn052H	CAN message ID register H02	M_IDH02	R/W			x	Undefined
xxxxn054H	CAN message configuration register 02	M_CONF02	R/W		x		Undefined
xxxxn055H	CAN message status register 02	M_STAT02	R		x		Undefined
xxxxn056H	CAN status set/cancel register 02	SC_STAT02	W			x	0000H
xxxxn064H	CAN message data length register 03	M_DLC03	R/W		x		Undefined
xxxxn065H	CAN message control register 03	M_CTRL03	R/W		x		Undefined
xxxxn066H	CAN message time stamp register 03	M_TIME03	R/W			x	Undefined
xxxxn068H	CAN message data register 030	M_DATA030	R/W		x		Undefined
xxxxn069H	CAN message data register 031	M_DATA031	R/W		x		Undefined
xxxxn06AH	CAN message data register 032	M_DATA032	R/W		x		Undefined
xxxxn06BH	CAN message data register 033	M_DATA033	R/W		x		Undefined
xxxxn06CH	CAN message data register 034	M_DATA034	R/W		x		Undefined
xxxxn06DH	CAN message data register 035	M_DATA035	R/W		x		Undefined
xxxxn06EH	CAN message data register 036	M_DATA036	R/W		x		Undefined
xxxxn06FH	CAN message data register 037	M_DATA037	R/W		x		Undefined
xxxxn070H	CAN message ID register L03	M_IDL03	R/W			x	Undefined
xxxxn072H	CAN message ID register H03	M_IDH03	R/W			x	Undefined
xxxxn074H	CAN message configuration register 03	M_CONF03	R/W		x		Undefined
xxxxn075H	CAN message status register 03	M_STAT03	R		x		Undefined
xxxxn076H	CAN status set/cancel register 03	SC_STAT03	W			x	0000H
xxxxn084H	CAN message data length register 04	M_DLC04	R/W		x		Undefined
xxxxn085H	CAN message control register 04	M_CTRL04	R/W		x		Undefined
xxxxn086H	CAN message time stamp register 04	M_TIME04	R/W			x	Undefined
xxxxn088H	CAN message data register 040	M_DATA040	R/W		x		Undefined
xxxxn089H	CAN message data register 041	M_DATA041	R/W		x		Undefined
xxxxn08AH	CAN message data register 042	M_DATA042	R/W		x		Undefined
xxxxn08BH	CAN message data register 043	M_DATA043	R/W		x		Undefined
xxxxn08CH	CAN message data register 044	M_DATA044	R/W		x		Undefined
xxxxn08DH	CAN message data register 045	M_DATA045	R/W		x		Undefined
xxxxn08EH	CAN message data register 046	M_DATA046	R/W		x		Undefined
xxxxn08FH	CAN message data register 047	M_DATA047	R/W		x		Undefined
Xxxxn090H	CAN message ID register L04	M_IDL04	R/W			x	Undefined
xxxxn092H	CAN message ID register H04	M_IDH04	R/W			x	Undefined
xxxxn094H	CAN message configuration register 04	M_CONF04	R/W		x		Undefined
xxxxn095H	CAN message status register 04	M_STAT04	R		x		Undefined
xxxxn096H	CAN status set/cancel register 04	M_STAT04	W			x	0000H
xxxxn0A4H	CAN message data length register 05	M_DLC05	R/W		x		Undefined
xxxxn0A5H	CAN message control register 05	M_DTRL05	R/W		x		Undefined
xxxxn0A6H	CAN message time stamp register 05	M_TIME05	R/W			x	Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 3 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn0A8H	CAN message data register 050	M_DATA050	R/W		x		Undefined
xxxxn0A9H	CAN message data register 051	M_DATA051	R/W		x		Undefined
xxxxn0AAH	CAN message data register 052	M_DATA052	R/W		x		Undefined
xxxxn0ABH	CAN message data register 053	M_DATA053	R/W		x		Undefined
xxxxn0ACH	CAN message data register 054	M_DATA054	R/W		x		Undefined
xxxxn0ADH	CAN message data register 055	M_DATA055	R/W		x		Undefined
xxxxn0AEH	CAN message data register 056	M_DATA056	R/W		x		Undefined
xxxxn0AFH	CAN message data register 057	M_DATA057	R/W		x		Undefined
xxxxn0B0H	CAN message ID register L05	M_IDL05	R/W			x	Undefined
xxxxn0B2H	CAN message ID register H05	M_IDH05	R/W			x	Undefined
xxxxn0B4H	CAN message configuration register 05	M_CONF05	R/W		x		Undefined
xxxxn0B5H	CAN message status register 05	M_STAT05	R		x		Undefined
xxxxn0B6H	CAN status set/cancel register 05	SC_STAT05	W			x	0000H
xxxxn0C4H	CAN message data length register 06	M_DLC06	R/W		x		Undefined
xxxxn0C5H	CAN message control register 06	M_DTRL06	R/W		x		Undefined
xxxxn0C6H	CAN message time stamp register 06	M_TIME06	R/W			x	Undefined
xxxxn0C8H	CAN message data register 060	M_DATA060	R/W		x		Undefined
xxxxn0C9H	CAN message data register 061	M_DATA061	R/W		x		Undefined
xxxxn0CAH	CAN message data register 062	M_DATA062	R/W		x		Undefined
xxxxn0CBH	CAN message data register 063	M_DATA063	R/W		x		Undefined
xxxxn0CCH	CAN message data register 064	M_DATA064	R/W		x		Undefined
xxxxn0CDH	CAN message data register 065	M_DATA065	R/W		x		Undefined
xxxxn0CEH	CAN message data register 066	M_DATA066	R/W		x		Undefined
xxxxn0CFH	CAN message data register 067	M_DATA067	R/W		x		Undefined
xxxxn0D0H	CAN message ID register L06	M_IDL06	R/W			x	Undefined
xxxxn0D2H	CAN message ID register H06	M_IDH06	R/W			x	Undefined
xxxxn0D4H	CAN message configuration register 06	M_CONF06	R/W		x		Undefined
xxxxn0D5H	CAN message status register 06	M_STAT06	R		x		Undefined
xxxxn0D6H	CAN status set/cancel register 06	SC_STAT06	W			x	0000H
xxxxn0E4H	CAN message data length register 07	M_DLC07	R/W		x		Undefined
xxxxn0E5H	CAN message control register 07	M_CTRL07	R/W		x		Undefined
xxxxn0E6H	CAN message time stamp register 07	M_TIME07	R/W			x	Undefined
xxxxn0E8H	CAN message data register 070	M_DATA070	R/W		x		Undefined
xxxxn0E9H	CAN message data register 071	M_DATA071	R/W		x		Undefined
xxxxn0EAH	CAN message data register 072	M_DATA072	R/W		x		Undefined
xxxxn0EBH	CAN message data register 073	M_DATA073	R/W		x		Undefined
xxxxn0ECH	CAN message data register 074	M_DATA074	R/W		x		Undefined
xxxxn0EDH	CAN message data register 075	M_DATA075	R/W		x		Undefined
xxxxn0EEH	CAN message data register 076	M_DATA076	R/W		x		Undefined
xxxxn0EFH	CAN message data register 077	M_DATA077	R/W		x		Undefined
xxxxn0F0H	CAN message ID register L07	M_IDL07	R/W			x	Undefined
xxxxn0F2H	CAN message ID register H07	M_IDH07	R/W			x	Undefined
xxxxn0F4H	CAN message configuration register 07	M_CONF07	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 4 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn0F5H	CAN message status register 07	M_STAT07	R		x		Undefined
xxxxn0F6H	CAN status set/cancel register 07	SC_STAT07	W			x	0000H
xxxxn104H	CAN message data length register 08	M_DLC08	R/W		x		Undefined
xxxxn105H	CAN message control register 08	M_CTRL08	R/W		x		Undefined
xxxxn106H	CAN message time stamp register 08	M_TIME08	R/W			x	Undefined
xxxxn108H	CAN message data register 080	M_DATA080	R/W		x		Undefined
xxxxn109H	CAN message data register 081	M_DATA081	R/W		x		Undefined
xxxxn10AH	CAN message data register 082	M_DATA082	R/W		x		Undefined
xxxxn10BH	CAN message data register 083	M_DATA083	R/W		x		Undefined
xxxxn10CH	CAN message data register 084	M_DATA084	R/W		x		Undefined
xxxxn10DH	CAN message data register 085	M_DATA085	R/W		x		Undefined
xxxxn10EH	CAN message data register 086	M_DATA086	R/W		x		Undefined
xxxxn10FH	CAN message data register 087	M_DATA087	R/W		x		Undefined
xxxxn110H	CAN message ID register L08	M_IDL08	R/W			x	Undefined
xxxxn112H	CAN message ID register H08	M_IDH08	R/W			x	Undefined
xxxxn114H	CAN message configuration register 08	M_CONF08	R/W		x		Undefined
xxxxn115H	CAN message status register 08	M_STAT08	R		x		Undefined
xxxxn116H	CAN status set/cancel register 08	SC_STAT08	W			x	0000H
xxxxn124H	CAN message data length register 09	M_DLC09	R/W		x		Undefined
xxxxn125H	CAN message control register 09	M_CTRL09	R/W		x		Undefined
xxxxn126H	CAN message time stamp register 09	M_TIME09	R/W			x	Undefined
xxxxn128H	CAN message data register 090	M_DATA090	R/W		x		Undefined
xxxxn129H	CAN message data register 091	M_DATA091	R/W		x		Undefined
xxxxn12AH	CAN message data register 092	M_DATA092	R/W		x		Undefined
xxxxn12BH	CAN message data register 093	M_DATA093	R/W		x		Undefined
xxxxn12CH	CAN message data register 094	M_DATA094	R/W		x		Undefined
xxxxn12DH	CAN message data register 095	M_DATA095	R/W		x		Undefined
xxxxn12EH	CAN message data register 096	M_DATA096	R/W		x		Undefined
xxxxn12FH	CAN message data register 097	M_DATA097	R/W		x		Undefined
xxxxn130H	CAN message ID register L09	M_IDL09	R/W			x	Undefined
xxxxn132H	CAN message ID register H09	M_IDH09	R/W			x	Undefined
xxxxn134H	CAN message configuration register 09	M_CONF09	R/W		x		Undefined
xxxxn135H	CAN message status register 09	M_STAT09	R		x		Undefined
xxxxn136H	CAN status set/cancel register 09	SC_STAT09	W			x	0000H
xxxxn144H	CAN message data length register 10	M_DLC10	R/W		x		Undefined
xxxxn145H	CAN message control register 10	M_CTRL10	R/W		x		Undefined
xxxxn146H	CAN message time stamp register 10	M_TIME10	R/W			x	Undefined
xxxxn148H	CAN message data register 100	M_DATA100	R/W		x		Undefined
xxxxn149H	CAN message data register 101	M_DATA101	R/W		x		Undefined
xxxxn14AH	CAN message data register 102	M_DATA102	R/W		x		Undefined
xxxxn14BH	CAN message data register 103	M_DATA103	R/W		x		Undefined
xxxxn14CH	CAN message data register 104	M_DATA104	R/W		x		Undefined
xxxxn14DH	CAN message data register 105	M_DATA105	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 5 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn14EH	CAN message data register 106	M_DATA106	R/W		x		Undefined
xxxxn14FH	CAN message data register 107	M_DATA107	R/W		x		Undefined
xxxxn150H	CAN message ID register L10	M_IDL10	R/W			x	Undefined
xxxxn152H	CAN message ID register H10	M_IDH10	R/W			x	Undefined
xxxxn154H	CAN message configuration register 10	M_CONF10	R/W		x		Undefined
xxxxn155H	CAN message status register 10	M_STAT10	R		x		Undefined
xxxxn156H	CAN status set/cancel register 10	SC_STAT10	W			x	0000H
xxxxn164H	CAN message data length register 11	M_DLC11	R/W		x		Undefined
xxxxn165H	CAN message control register 11	M_CTRL11	R/W		x		Undefined
xxxxn166H	CAN message time stamp register 11	M_TIME11	R/W			x	Undefined
xxxxn168H	CAN message data register 110	M_DATA110	R/W		x		Undefined
xxxxn169H	CAN message data register 111	M_DATA111	R/W		x		Undefined
xxxxn16AH	CAN message data register 112	M_DATA112	R/W		x		Undefined
xxxxn16BH	CAN message data register 113	M_DATA113	R/W		x		Undefined
xxxxn16CH	CAN message data register 114	M_DATA114	R/W		x		Undefined
xxxxn16DH	CAN message data register 115	M_DATA115	R/W		x		Undefined
xxxxn16EH	CAN message data register 116	M_DATA116	R/W		x		Undefined
xxxxn16FH	CAN message data register 117	M_DATA117	R/W		x		Undefined
xxxxn170H	CAN message ID register L11	M_IDL11	R/W			x	Undefined
xxxxn172H	CAN message ID register H11	M_IDH11	R/W			x	Undefined
xxxxn174H	CAN message configuration register 11	M_CONF11	R/W		x		Undefined
xxxxn175H	CAN message status register 11	M_STAT11	R		x		Undefined
xxxxn176H	CAN status set/cancel register 11	SC_STAT11	W			x	0000H
xxxxn184H	CAN message data length register 12	M_DLC12	R/W		x		Undefined
xxxxn185H	CAN message control register 12	M_CTRL12	R/W		x		Undefined
xxxxn186H	CAN message time stamp register 12	M_TIME12	R/W			x	Undefined
xxxxn188H	CAN message data register 120	M_DATA120	R/W		x		Undefined
xxxxn189H	CAN message data register 121	M_DATA121	R/W		x		Undefined
xxxxn18AH	CAN message data register 122	M_DATA122	R/W		x		Undefined
xxxxn18BH	CAN message data register 123	M_DATA123	R/W		x		Undefined
xxxxn18CH	CAN message data register 124	M_DATA124	R/W		x		Undefined
xxxxn18DH	CAN message data register 125	M_DATA125	R/W		x		Undefined
xxxxn18EH	CAN message data register 126	M_DATA126	R/W		x		Undefined
xxxxn18FH	CAN message data register 127	M_DATA127	R/W		x		Undefined
xxxxn190H	CAN message ID register L12	M_IDL12	R/W			x	Undefined
xxxxn192H	CAN message ID register H12	M_IDH12	R/W			x	Undefined
xxxxn194H	CAN message configuration register 12	M_CONF12	R/W		x		Undefined
xxxxn195H	CAN message status register 12	M_STAT12	R		x		Undefined
xxxxn196H	CAN status set/cancel register 12	SC_STAT12	W			x	0000H
xxxxn1A4H	CAN message data length register 13	M_DLC13	R/W		x		Undefined
xxxxn1A5H	CAN message control register 13	M_CTRL13	R/W		x		Undefined
xxxxn1A6H	CAN message time stamp register 13	M_TIME13	R/W			x	Undefined
xxxxn1A8H	CAN message data register 130	M_DATA130	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 6 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn1A9H	CAN message data register 131	M_DATA131	R/W		x		Undefined
xxxxn1AAH	CAN message data register 132	M_DATA132	R/W		x		Undefined
xxxxn1ABH	CAN message data register 133	M_DATA133	R/W		x		Undefined
xxxxn1ACH	CAN message data register 134	M_DATA134	R/W		x		Undefined
xxxxn1ADH	CAN message data register 135	M_DATA135	R/W		x		Undefined
xxxxn1AEH	CAN message data register 136	M_DATA136	R/W		x		Undefined
xxxxn1AFH	CAN message data register 137	M_DATA137	R/W		x		Undefined
xxxxn1B0H	CAN message ID register L13	M_IDL13	R/W			x	Undefined
xxxxn1B2H	CAN message ID register H13	M_IDH13	R/W			x	Undefined
xxxxn1B4H	CAN message configuration register 13	M_CONF13	R/W		x		Undefined
xxxxn1B5H	CAN message status register 13	M_STAT13	R		x		Undefined
xxxxn1B6H	CAN status set/cancel register 13	SC_STAT13	W			x	0000H
xxxxn1C4H	CAN message data length register 14	M_DLC14	R/W		x		Undefined
xxxxn1C5H	CAN message control register 14	M_CTRL14	R/W		x		Undefined
xxxxn1C6H	CAN message time stamp register 14	M_TIME14	R/W			x	Undefined
xxxxn1C8H	CAN message data register 140	M_DATA140	R/W		x		Undefined
xxxxn1C9H	CAN message data register 141	M_DATA141	R/W		x		Undefined
xxxxn1CAH	CAN message data register 142	M_DATA142	R/W		x		Undefined
xxxxn1CBH	CAN message data register 143	M_DATA143	R/W		x		Undefined
xxxxn1CCH	CAN message data register 144	M_DATA144	R/W		x		Undefined
xxxxn1CDH	CAN message data register 145	M_DATA145	R/W		x		Undefined
xxxxn1CEH	CAN message data register 146	M_DATA146	R/W		x		Undefined
xxxxn1CFH	CAN message data register 147	M_DATA147	R/W		x		Undefined
xxxxn1D0H	CAN message ID register L14	M_IDL14	R/W			x	Undefined
xxxxn1D2H	CAN message ID register H14	M_IDH14	R/W			x	Undefined
xxxxn1D4H	CAN message configuration register 14	M_CONF14	R/W		x		Undefined
xxxxn1D5H	CAN message status register 14	M_STAT14	R		x		Undefined
xxxxn1D6H	CAN status set/cancel register 14	SC_STAT14	W			x	0000H
xxxxn1E4H	CAN message data length register 15	M_DLC15	R/W		x		Undefined
xxxxn1E5H	CAN message control register 15	M_CTRL15	R/W		x		Undefined
xxxxn1E6H	CAN message time stamp register 15	M_TIME15	R/W			x	Undefined
xxxxn1E8H	CAN message data register 150	M_DATA150	R/W		x		Undefined
xxxxn1E9H	CAN message data register 151	M_DATA151	R/W		x		Undefined
xxxxn1EAH	CAN message data register 152	M_DATA152	R/W		x		Undefined
xxxxn1EBH	CAN message data register 153	M_DATA153	R/W		x		Undefined
xxxxn1ECH	CAN message data register 154	M_DATA154	R/W		x		Undefined
xxxxn1EDH	CAN message data register 155	M_DATA155	R/W		x		Undefined
xxxxn1EEH	CAN message data register 156	M_DATA156	R/W		x		Undefined
xxxxn1EFH	CAN message data register 157	M_DATA157	R/W		x		Undefined
xxxxn1F0H	CAN message ID register L15	M_IDL15	R/W			x	Undefined
xxxxn1F2H	CAN message ID register H15	M_IDH15	R/W			x	Undefined
xxxxn1F4H	CAN message configuration register 15	M_CONF15	R/W		x		Undefined
xxxxn1F5H	CAN message status register 15	M_STAT15	R		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 7 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn1F6H	CAN status set/cancel register 15	SC_STAT15	W			x	0000H
xxxxn204H	CAN message data length register 16	M_DLC16	R/W		x		Undefined
xxxxn205H	CAN message control register 16	M_CTRL16	R/W		x		Undefined
xxxxn206H	CAN message time stamp register 16	M_TIME16	R/W			x	Undefined
xxxxn208H	CAN message data register 160	M_DATA160	R/W		x		Undefined
xxxxn209H	CAN message data register 161	M_DATA161	R/W		x		Undefined
xxxxn20AH	CAN message data register 162	M_DATA162	R/W		x		Undefined
xxxxn20BH	CAN message data register 163	M_DATA163	R/W		x		Undefined
xxxxn20CH	CAN message data register 164	M_DATA164	R/W		x		Undefined
xxxxn20DH	CAN message data register 165	M_DATA165	R/W		x		Undefined
xxxxn20EH	CAN message data register 166	M_DATA166	R/W		x		Undefined
xxxxn20FH	CAN message data register 167	M_DATA167	R/W		x		Undefined
xxxxn210H	CAN message ID register L16	M_IDL16	R/W			x	Undefined
xxxxn212H	CAN message ID register H16	M_IDH16	R/W			x	Undefined
xxxxn214H	CAN message configuration register 16	M_CONF16	R/W		x		Undefined
xxxxn215H	CAN message status register 16	M_STAT16	R		x		Undefined
xxxxn216H	CAN status set/cancel register 16	SC_STAT16	W			x	0000H
xxxxn224H	CAN message data length register 17	M_DLC17	R/W		x		Undefined
xxxxn225H	CAN message control register 17	M_CTRL17	R/W		x		Undefined
xxxxn226H	CAN message time stamp register 17	M_TIME17	R/W			x	Undefined
xxxxn228H	CAN message data register 170	M_DATA170	R/W		x		Undefined
xxxxn229H	CAN message data register 171	M_DATA171	R/W		x		Undefined
xxxxn22AH	CAN message data register 172	M_DATA172	R/W		x		Undefined
xxxxn22BH	CAN message data register 173	M_DATA173	R/W		x		Undefined
xxxxn22CH	CAN message data register 174	M_DATA174	R/W		x		Undefined
xxxxn22DH	CAN message data register 175	M_DATA175	R/W		x		Undefined
xxxxn22EH	CAN message data register 176	M_DATA176	R/W		x		Undefined
xxxxn22FH	CAN message data register 177	M_DATA177	R/W		x		Undefined
xxxxn230H	CAN message ID register L17	M_IDL17	R/W			x	Undefined
xxxxn232H	CAN message ID register H17	M_IDH17	R/W			x	Undefined
xxxxn234H	CAN message configuration register 17	M_CONF17	R/W		x		Undefined
xxxxn235H	CAN message status register 17	M_STAT17	R		x		Undefined
xxxxn236H	CAN status set/cancel register 17	SC_STAT17	W			x	0000H
xxxxn244H	CAN message data length register 18	M_DLC18	R/W		x		Undefined
xxxxn245H	CAN message control register 18	M_CTRL18	R/W		x		Undefined
xxxxn246H	CAN message time stamp register 18	M_TIME18	R/W			x	Undefined
xxxxn248H	CAN message data register 180	M_DATA180	R/W		x		Undefined
xxxxn249H	CAN message data register 181	M_DATA181	R/W		x		Undefined
xxxxn24AH	CAN message data register 182	M_DATA182	R/W		x		Undefined
xxxxn24BH	CAN message data register 183	M_DATA183	R/W		x		Undefined
xxxxn24CH	CAN message data register 184	M_DATA184	R/W		x		Undefined
xxxxn24DH	CAN message data register 185	M_DATA185	R/W		x		Undefined
xxxxn24EH	CAN message data register 186	M_DATA186	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 8 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn24FH	CAN message data register 187	M_DATA187	R/W		x		Undefined
xxxxn250H	CAN message ID register L18	M_IDL18	R/W			x	Undefined
xxxxn252H	CAN message ID register H18	M_IDH18	R/W			x	Undefined
xxxxn254H	CAN message configuration register 18	M_CONF18	R/W		x		Undefined
xxxxn255H	CAN message status register 18	M_STAT18	R		x		Undefined
xxxxn256H	CAN status set/cancel register 18	SC_STAT18	W			x	0000H
xxxxn264H	CAN message data length register 19	M_DLC19	R/W		x		Undefined
xxxxn265H	CAN message control register 19	M_CTRL19	R/W		x		Undefined
xxxxn266H	CAN message time stamp register 19	M_TIME19	R/W			x	Undefined
xxxxn268H	CAN message data register 190	M_DATA190	R/W		x		Undefined
xxxxn269H	CAN message data register 191	M_DATA191	R/W		x		Undefined
xxxxn26AH	CAN message data register 192	M_DATA192	R/W		x		Undefined
xxxxn26BH	CAN message data register 193	M_DATA193	R/W		x		Undefined
xxxxn26CH	CAN message data register 194	M_DATA194	R/W		x		Undefined
xxxxn26DH	CAN message data register 195	M_DATA195	R/W		x		Undefined
xxxxn26EH	CAN message data register 196	M_DATA196	R/W		x		Undefined
xxxxn26FH	CAN message data register 197	M_DATA197	R/W		x		Undefined
xxxxn270H	CAN message ID register L19	M_IDL19	R/W			x	Undefined
xxxxn272H	CAN message ID register H19	M_IDH19	R/W			x	Undefined
xxxxn274H	CAN message configuration register 19	M_CONF19	R/W		x		Undefined
xxxxn275H	CAN message status register 19	M_STAT19	R		x		Undefined
xxxxn276H	CAN status set/cancel register 19	SC_STAT19	W			x	0000H
xxxxn284H	CAN message data length register 20	M_DLC20	R/W		x		Undefined
xxxxn285H	CAN message control register 20	M_CTRL20	R/W		x		Undefined
xxxxn286H	CAN message time stamp register 20	M_TIME20	R/W			x	Undefined
xxxxn288H	CAN message data register 200	M_DATA200	R/W		x		Undefined
xxxxn289H	CAN message data register 201	M_DATA201	R/W		x		Undefined
xxxxn28AH	CAN message data register 202	M_DATA202	R/W		x		Undefined
xxxxn28BH	CAN message data register 203	M_DATA203	R/W		x		Undefined
xxxxn28CH	CAN message data register 204	M_DATA204	R/W		x		Undefined
xxxxn28DH	CAN message data register 205	M_DATA205	R/W		x		Undefined
xxxxn28EH	CAN message data register 206	M_DATA206	R/W		x		Undefined
xxxxn28FH	CAN message data register 207	M_DATA207	R/W		x		Undefined
xxxxn290H	CAN message ID register L20	M_IDL20	R/W			x	Undefined
xxxxn292H	CAN message ID register H20	M_IDH20	R/W			x	Undefined
xxxxn294H	CAN message configuration register 20	M_CONF20	R/W		x		Undefined
xxxxn295H	CAN message status register 20	M_STAT20	R		x		Undefined
xxxxn296H	CAN status set/cancel register 20	SC_STAT20	W			x	0000H
xxxxn2A4H	CAN message data length register 21	M_DLC21	R/W		x		Undefined
xxxxn2A5H	CAN message control register 21	M_CTRL21	R/W		x		Undefined
xxxxn2A6H	CAN message time stamp register 21	M_TIME21	R/W			x	Undefined
xxxxn2A8H	CAN message data register 210	M_DATA210	R/W		x		Undefined
xxxxn2A9H	CAN message data register 211	M_DATA211	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 9 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn2AAH	CAN message data register 212	M_DATA212	R/W		x		Undefined
xxxxn2ABH	CAN message data register 213	M_DATA213	R/W		x		Undefined
xxxxn2ACH	CAN message data register 214	M_DATA214	R/W		x		Undefined
xxxxn2ADH	CAN message data register 215	M_DATA215	R/W		x		Undefined
xxxxn2AEH	CAN message data register 216	M_DATA216	R/W		x		Undefined
xxxxn2AFH	CAN message data register 217	M_DATA217	R/W		x		Undefined
xxxxn2B0H	CAN message ID register L21	M_IDL21	R/W			x	Undefined
xxxxn2B2H	CAN message ID register H21	M_IDH21	R/W			x	Undefined
xxxxn2B4H	CAN message configuration register 21	M_CONF21	R/W		x		Undefined
xxxxn2B5H	CAN message status register 21	M_STAT21	R		x		Undefined
xxxxn2B6H	CAN status set/cancel register 21	SC_STAT21	W			x	0000H
xxxxn2C4H	CAN message data length register 22	M_DLC22	R/W		x		Undefined
xxxxn2C5H	CAN message control register 22	M_CTRL22	R/W		x		Undefined
xxxxn2C6H	CAN message time stamp register 22	M_TIME22	R/W			x	Undefined
xxxxn2C8H	CAN message data register 220	M_DATA220	R/W		x		Undefined
xxxxn2C9H	CAN message data register 221	M_DATA221	R/W		x		Undefined
xxxxn2CAH	CAN message data register 222	M_DATA222	R/W		x		Undefined
xxxxn2CBH	CAN message data register 223	M_DATA223	R/W		x		Undefined
xxxxn2CCH	CAN message data register 224	M_DATA224	R/W		x		Undefined
xxxxn2CDH	CAN message data register 225	M_DATA225	R/W		x		Undefined
xxxxn2CEH	CAN message data register 226	M_DATA226	R/W		x		Undefined
xxxxn2CFH	CAN message data register 227	M_DATA227	R/W		x		Undefined
xxxxn2D0H	CAN message ID register L22	M_IDL22	R/W			x	Undefined
xxxxn2D2H	CAN message ID register H22	M_IDH22	R/W			x	Undefined
xxxxn2D4H	CAN message configuration register 22	M_CONF22	R/W		x		Undefined
xxxxn2D5H	CAN message status register 22	M_STAT22	R		x		Undefined
xxxxn2D6H	CAN status set/cancel register 22	SC_STAT22	W			x	0000H
xxxxn2E4H	CAN message data length register 23	M_DLC23	R/W		x		Undefined
xxxxn2E5H	CAN message control register 23	M_CTRL23	R/W		x		Undefined
xxxxn2E6H	CAN message time stamp register 23	M_TIME23	R/W			x	Undefined
xxxxn2E8H	CAN message data register 230	M_DATA230	R/W		x		Undefined
xxxxn2E9H	CAN message data register 231	M_DATA231	R/W		x		Undefined
xxxxn2EAH	CAN message data register 232	M_DATA232	R/W		x		Undefined
xxxxn2EBH	CAN message data register 233	M_DATA233	R/W		x		Undefined
xxxxn2ECH	CAN message data register 234	M_DATA234	R/W		x		Undefined
xxxxn2EDH	CAN message data register 235	M_DATA235	R/W		x		Undefined
xxxxn2EEH	CAN message data register 236	M_DATA236	R/W		x		Undefined
xxxxn2EFH	CAN message data register 237	M_DATA237	R/W		x		Undefined
xxxxn2F0H	CAN message ID register L23	M_IDL23	R/W			x	Undefined
xxxxn2F2H	CAN message ID register H23	M_IDH23	R/W			x	Undefined
xxxxn2F4H	CAN message configuration register 23	M_CONF23	R/W		x		Undefined
xxxxn2F5H	CAN message status register 23	M_STAT23	R		x		Undefined
xxxxn2F6H	CAN status set/cancel register 23	SC_STAT23	W			x	0000H

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 10 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn304H	CAN message data length register 24	M_DLC24	R/W		x		Undefined
xxxxn305H	CAN message control register 24	M_CTRL24	R/W		x		Undefined
xxxxn306H	CAN message time stamp register 24	M_TIME24	R/W			x	Undefined
xxxxn308H	CAN message data register 240	M_DATA240	R/W		x		Undefined
xxxxn309H	CAN message data register 241	M_DATA241	R/W		x		Undefined
xxxxn30AH	CAN message data register 242	M_DATA242	R/W		x		Undefined
xxxxn30BH	CAN message data register 243	M_DATA243	R/W		x		Undefined
xxxxn30CH	CAN message data register 244	M_DATA244	R/W		x		Undefined
xxxxn30DH	CAN message data register 245	M_DATA245	R/W		x		Undefined
xxxxn30EH	CAN message data register 246	M_DATA246	R/W		x		Undefined
xxxxn30FH	CAN message data register 247	M_DATA247	R/W		x		Undefined
xxxxn310H	CAN message ID register L24	M_IDL24	R/W			x	Undefined
xxxxn312H	CAN message ID register H24	M_IDH24	R/W			x	Undefined
xxxxn314H	CAN message configuration register 24	M_CONF24	R/W		x		Undefined
xxxxn315H	CAN message status register 24	M_STAT24	R		x		Undefined
xxxxn316H	CAN status set/cancel register 24	SC_STAT24	W			x	0000H
xxxxn324H	CAN message data length register 25	M_DLC25	R/W		x		Undefined
xxxxn325H	CAN message control register 25	M_CTRL25	R/W		x		Undefined
xxxxn326H	CAN message time stamp register 25	M_TIME25	R/W			x	Undefined
xxxxn328H	CAN message data register 250	M_DATA250	R/W		x		Undefined
xxxxn329H	CAN message data register 251	M_DATA251	R/W		x		Undefined
xxxxn32AH	CAN message data register 252	M_DATA252	R/W		x		Undefined
xxxxn32BH	CAN message data register 253	M_DATA253	R/W		x		Undefined
xxxxn32CH	CAN message data register 254	M_DATA254	R/W		x		Undefined
xxxxn32DH	CAN message data register 255	M_DATA255	R/W		x		Undefined
xxxxn32EH	CAN message data register 256	M_DATA256	R/W		x		Undefined
xxxxn32FH	CAN message data register 257	M_DATA257	R/W		x		Undefined
xxxxn330H	CAN message ID register L25	M_IDL25	R/W			x	Undefined
xxxxn332H	CAN message ID register H25	M_IDH25	R/W			x	Undefined
xxxxn334H	CAN message configuration register 25	M_CONF25	R/W		x		Undefined
xxxxn335H	CAN message status register 25	M_STAT25	R		x		Undefined
xxxxn336H	CAN status set/cancel register 25	SC_STAT25	W			x	0000H
xxxxn344H	CAN message data length register 26	M_DLC26	R/W		x		Undefined
xxxxn345H	CAN message control register 26	M_CTRL26	R/W		x		Undefined
xxxxn346H	CAN message time stamp register 26	M_TIME26	R/W			x	Undefined
xxxxn348H	CAN message data register 260	M_DATA260	R/W		x		Undefined
xxxxn349H	CAN message data register 261	M_DATA261	R/W		x		Undefined
xxxxn34AH	CAN message data register 262	M_DATA262	R/W		x		Undefined
xxxxn34BH	CAN message data register 263	M_DATA263	R/W		x		Undefined
xxxxn34CH	CAN message data register 264	M_DATA264	R/W		x		Undefined
xxxxn34DH	CAN message data register 265	M_DATA265	R/W		x		Undefined
xxxxn34EH	CAN message data register 266	M_DATA266	R/W		x		Undefined
xxxxn34FH	CAN message data register 267	M_DATA267	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 11 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn350H	CAN message ID register L26	M_IDL26	R/W			x	Undefined
xxxxn352H	CAN message ID register H26	M_IDH26	R/W			x	Undefined
xxxxn354H	CAN message configuration register 26	M_CONF26	R/W		x		Undefined
xxxxn355H	CAN message status register 26	M_STAT26	R		x		Undefined
xxxxn356H	CAN status set/cancel register 26	SC_STAT26	W			x	0000H
xxxxn364H	CAN message data length register 27	M_DLC27	R/W		x		Undefined
xxxxn365H	CAN message control register 27	M_CTRL27	R/W		x		Undefined
xxxxn366H	CAN message time stamp register 27	M_TIME27	R/W			x	Undefined
xxxxn368H	CAN message data register 270	M_DATA270	R/W		x		Undefined
xxxxn369H	CAN message data register 271	M_DATA271	R/W		x		Undefined
xxxxn36AH	CAN message data register 272	M_DATA272	R/W		x		Undefined
xxxxn36BH	CAN message data register 273	M_DATA273	R/W		x		Undefined
xxxxn36CH	CAN message data register 274	M_DATA274	R/W		x		Undefined
xxxxn36DH	CAN message data register 275	M_DATA275	R/W		x		Undefined
xxxxn36EH	CAN message data register 276	M_DATA276	R/W		x		Undefined
xxxxn36FH	CAN message data register 277	M_DATA277	R/W		x		Undefined
xxxxn370H	CAN message ID register L27	M_IDL27	R/W			x	Undefined
xxxxn372H	CAN message ID register H27	M_IDH27	R/W			x	Undefined
xxxxn374H	CAN message configuration register 27	M_CONF27	R/W		x		Undefined
xxxxn375H	CAN message status register 27	M_STAT27	R		x		Undefined
xxxxn376H	CAN status set/cancel register 27	SC_STAT27	W			x	0000H
xxxxn384H	CAN message data length register 28	M_DLC28	R/W		x		Undefined
xxxxn385H	CAN message control register 28	M_CTRL28	R/W		x		Undefined
xxxxn386H	CAN message time stamp register 28	M_TIME28	R/W			x	Undefined
xxxxn388H	CAN message data register 280	M_DATA280	R/W		x		Undefined
xxxxn389H	CAN message data register 281	M_DATA281	R/W		x		Undefined
xxxxn38AH	CAN message data register 282	M_DATA282	R/W		x		Undefined
xxxxn38BH	CAN message data register 283	M_DATA283	R/W		x		Undefined
xxxxn38CH	CAN message data register 284	M_DATA284	R/W		x		Undefined
xxxxn38DH	CAN message data register 285	M_DATA285	R/W		x		Undefined
xxxxn38EH	CAN message data register 286	M_DATA286	R/W		x		Undefined
xxxxn38FH	CAN message data register 287	M_DATA287	R/W		x		Undefined
xxxxn390H	CAN message ID register L28	M_IDL28	R/W			x	Undefined
xxxxn392H	CAN message ID register H28	M_IDH28	R/W			x	Undefined
xxxxn394H	CAN message configuration register 28	M_CONF28	R/W		x		Undefined
xxxxn395H	CAN message status register 28	M_STAT28	R		x		Undefined
xxxxn396H	CAN status set/cancel register 28	SC_STAT28	W			x	0000H
xxxxn3A4H	CAN message data length register 29	M_DLC29	R/W		x		Undefined
xxxxn3A5H	CAN message control register 29	M_CTRL29	R/W		x		Undefined
xxxxn3A6H	CAN message time stamp register 29	M_TIME29	R/W			x	Undefined
xxxxn3A8H	CAN message data register 290	M_DATA290	R/W		x		Undefined
xxxxn3A9H	CAN message data register 291	M_DATA291	R/W		x		Undefined
xxxxn3AAH	CAN message data register 292	M_DATA292	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 12 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn3ABH	CAN message data register 293	M_DATA293	R/W		x		Undefined
xxxxn3ACH	CAN message data register 294	M_DATA294	R/W		x		Undefined
xxxxn3ADH	CAN message data register 295	M_DATA295	R/W		x		Undefined
xxxxn3AEH	CAN message data register 296	M_DATA296	R/W		x		Undefined
xxxxn3AFH	CAN message data register 297	M_DATA297	R/W		x		Undefined
xxxxn3B0H	CAN message ID register L29	M_IDL29	R/W			x	Undefined
xxxxn3B2H	CAN message ID register H29	M_IDH29	R/W			x	Undefined
xxxxn3B4H	CAN message configuration register 29	M_CONF29	R/W		x		Undefined
xxxxn3B5H	CAN message status register 29	M_STAT29	R		x		Undefined
xxxxn3B6H	CAN status set/cancel register 29	SC_STAT29	W			x	0000H
xxxxn3C4H	CAN message data length register 30	M_DLC30	R/W		x		Undefined
xxxxn3C5H	CAN message control register 30	M_CTRL30	R/W		x		Undefined
xxxxn3C6H	CAN message time stamp register 30	M_TIME30	R/W			x	Undefined
xxxxn3C8H	CAN message data register 300	M_DATA300	R/W		x		Undefined
xxxxn3C9H	CAN message data register 301	M_DATA301	R/W		x		Undefined
xxxxn3CAH	CAN message data register 302	M_DATA302	R/W		x		Undefined
xxxxn3CBH	CAN message data register 303	M_DATA303	R/W		x		Undefined
xxxxn3CCH	CAN message data register 304	M_DATA304	R/W		x		Undefined
xxxxn3CDH	CAN message data register 305	M_DATA305	R/W		x		Undefined
xxxxn3CEH	CAN message data register 306	M_DATA306	R/W		x		Undefined
xxxxn3CFH	CAN message data register 307	M_DATA307	R/W		x		Undefined
xxxxn3D0H	CAN message ID register L30	M_IDL30	R/W			x	Undefined
xxxxn3D2H	CAN message ID register H30	M_IDH30	R/W			x	Undefined
xxxxn3D4H	CAN message configuration register 30	M_CONF30	R/W		x		Undefined
xxxxn3D5H	CAN message status register 30	M_STAT30	R		x		Undefined
xxxxn3D6H	CAN status set/cancel register 30	SC_STAT30	W			x	0000H
xxxxn3E4H	CAN message data length register 31	M_DLC31	R/W		x		Undefined
xxxxn3E5H	CAN message control register 31	M_CTRL31	R/W		x		Undefined
xxxxn3E6H	CAN message time stamp register 31	M_TIME31	R/W			x	Undefined
xxxxn3E8H	CAN message data register 310	M_DATA310	R/W		x		Undefined
xxxxn3E9H	CAN message data register 311	M_DATA311	R/W		x		Undefined
xxxxn3EAH	CAN message data register 312	M_DATA312	R/W		x		Undefined
xxxxn3EBH	CAN message data register 313	M_DATA313	R/W		x		Undefined
xxxxn3ECH	CAN message data register 314	M_DATA314	R/W		x		Undefined
xxxxn3EDH	CAN message data register 315	M_DATA315	R/W		x		Undefined
xxxxn3EEH	CAN message data register 316	M_DATA316	R/W		x		Undefined
xxxxn3EFH	CAN message data register 317	M_DATA317	R/W		x		Undefined
xxxxn3FCH	CAN message ID register L31	M_IDL31	R/W			x	Undefined
xxxxn3F2H	CAN message ID register H31	M_IDH31	R/W			x	Undefined
xxxxn3F4H	CAN message configuration register 31	M_CONF31	R/W		x		Undefined
xxxxn3F5H	CAN message status register 31	M_STAT31	R		x		Undefined
xxxxn3F6H	CAN status set/cancel register 31	SC_STAT31	W			x	0000H
xxxxn404H	CAN message data length register 32	M_DLC32	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 13 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn405H	CAN message control register 32	M_CTRL32	R/W		x		Undefined
xxxxn406H	CAN message time stamp register 32	M_TIME32	R/W			x	Undefined
xxxxn408H	CAN message data register 320	M_DATA320	R/W		x		Undefined
xxxxn409H	CAN message data register 321	M_DATA321	R/W		x		Undefined
xxxxn40AH	CAN message data register 322	M_DATA322	R/W		x		Undefined
xxxxn40BH	CAN message data register 323	M_DATA323	R/W		x		Undefined
xxxxn40CH	CAN message data register 324	M_DATA324	R/W		x		Undefined
xxxxn40DH	CAN message data register 325	M_DATA325	R/W		x		Undefined
xxxxn40EH	CAN message data register 326	M_DATA326	R/W		x		Undefined
xxxxn40FH	CAN message data register 327	M_DATA327	R/W		x		Undefined
xxxxn410H	CAN message ID register L32	M_IDL32	R/W			x	Undefined
xxxxn412H	CAN message ID register H32	M_IDH32	R/W			x	Undefined
xxxxn414H	CAN message configuration register 32	M_CONF32	R/W		x		Undefined
xxxxn415H	CAN message status register 32	M_STAT32	R		x		Undefined
xxxxn416H	CAN status set/cancel register 32	SC_STAT32	W			x	0000H
xxxxn424H	CAN message data length register 33	M_DLC33	R/W		x		Undefined
xxxxn425H	CAN message control register 33	M_CTRL33	R/W		x		Undefined
xxxxn426H	CAN message time stamp register 33	M_TIME33	R/W			x	Undefined
xxxxn428H	CAN message data register 330	M_DATA330	R/W		x		Undefined
xxxxn429H	CAN message data register 331	M_DATA331	R/W		x		Undefined
xxxxn42AH	CAN message data register 332	M_DATA332	R/W		x		Undefined
xxxxn42BH	CAN message data register 333	M_DATA333	R/W		x		Undefined
xxxxn42CH	CAN message data register 334	M_DATA334	R/W		x		Undefined
xxxxn42DH	CAN message data register 335	M_DATA335	R/W		x		Undefined
xxxxn42EH	CAN message data register 336	M_DATA336	R/W		x		Undefined
xxxxn42FH	CAN message data register 337	M_DATA337	R/W		x		Undefined
xxxxn430H	CAN message ID register L33	M_IDL33	R/W			x	Undefined
xxxxn432H	CAN message ID register H33	M_IDH33	R/W			x	Undefined
xxxxn434H	CAN message configuration register 33	M_CONF33	R/W		x		Undefined
xxxxn435H	CAN message status register 33	M_STAT33	R		x		Undefined
xxxxn436H	CAN status set/cancel register 33	SC_STAT33	W			x	0000H
xxxxn444H	CAN message data length register 34	M_DLC34	R/W		x		Undefined
xxxxn445H	CAN message control register 34	M_CTRL34	R/W		x		Undefined
xxxxn446H	CAN message time stamp register 34	M_TIME34	R/W			x	Undefined
xxxxn448H	CAN message data register 340	M_DATA340	R/W		x		Undefined
Xxxxn449H	CAN message data register 341	M_DATA341	R/W		x		Undefined
xxxxn44AH	CAN message data register 342	M_DATA342	R/W		x		Undefined
Xxxxn44BH	CAN message data register 343	M_DATA343	R/W		x		Undefined
xxxxn44CH	CAN message data register 344	M_DATA344	R/W		x		Undefined
xxxxn44DH	CAN message data register 345	M_DATA345	R/W		x		Undefined
xxxxn44EH	CAN message data register 346	M_DATA346	R/W		x		Undefined
xxxxn44FH	CAN message data register 347	M_DATA347	R/W		x		Undefined
xxxxn450H	CAN message ID register L34	M_IDL34	R/W			x	Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 14 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn452H	CAN message ID register H34	M_IDH34	R/W			x	Undefined
xxxxn454H	CAN message configuration register 34	M_CONF34	R/W		x		Undefined
xxxxn455H	CAN message status register 34	M_STAT34	R		x		Undefined
xxxxn456H	CAN status set/cancel register 34	SC_STAT34	W			x	0000H
xxxxn464H	CAN message data length register 35	M_DLC35	R/W		x		Undefined
xxxxn465H	CAN message control register 35	M_CTRL35	R/W		x		Undefined
xxxxn466H	CAN message time stamp register 35	M_TIME35	R/W			x	Undefined
xxxxn468H	CAN message data register 350	M_DATA350	R/W		x		Undefined
xxxxn469H	CAN message data register 351	M_DATA351	R/W		x		Undefined
xxxxn46AH	CAN message data register 352	M_DATA352	R/W		x		Undefined
xxxxn46BH	CAN message data register 353	M_DATA353	R/W		x		Undefined
xxxxn46CH	CAN message data register 354	M_DATA354	R/W		x		Undefined
xxxxn46DH	CAN message data register 355	M_DATA355	R/W		x		Undefined
xxxxn46EH	CAN message data register 356	M_DATA356	R/W		x		Undefined
xxxxn46FH	CAN message data register 357	M_DATA357	R/W		x		Undefined
xxxxn470H	CAN message ID register L35	M_IDL35	R/W			x	Undefined
xxxxn472H	CAN message ID register H35	M_IDH35	R/W			x	Undefined
xxxxn474H	CAN message configuration register 35	M_CONF35	R/W		x		Undefined
xxxxn475H	CAN message status register 35	M_STAT35	R		x		Undefined
xxxxn476H	CAN status set/cancel register 35	SC_STAT35	W			x	0000H
xxxxn484H	CAN message data length register 36	M_DLC36	R/W		x		Undefined
xxxxn485H	CAN message control register 36	M_CTRL36	R/W		x		Undefined
xxxxn486H	CAN message time stamp register 36	M_TIME36	R/W			x	Undefined
xxxxn488H	CAN message data register 360	M_DATA360	R/W		x		Undefined
xxxxn489H	CAN message data register 361	M_DATA361	R/W		x		Undefined
xxxxn48AH	CAN message data register 362	M_DATA362	R/W		x		Undefined
xxxxn48BH	CAN message data register 363	M_DATA363	R/W		x		Undefined
xxxxn48CH	CAN message data register 364	M_DATA364	R/W		x		Undefined
xxxxn48DH	CAN message data register 365	M_DATA365	R/W		x		Undefined
xxxxn48EH	CAN message data register 366	M_DATA366	R/W		x		Undefined
xxxxn48FH	CAN message data register 367	M_DATA367	R/W		x		Undefined
Xxxxn490H	CAN message ID register L36	M_IDL36	R/W			x	Undefined
xxxxn482H	CAN message ID register H36	M_IDH36	R/W			x	Undefined
xxxxn494H	CAN message configuration register 36	M_CONF36	R/W		x		Undefined
xxxxn495H	CAN message status register 36	M_STAT36	R		x		Undefined
xxxxn496H	CAN status set/cancel register 36	M_STAT36	W			x	0000H
xxxxn4A4H	CAN message data length register 37	M_DLC37	R/W		x		Undefined
xxxxn4A5H	CAN message control register 37	M_DTRL37	R/W		x		Undefined
xxxxn4A6H	CAN message time stamp register 37	M_TIME37	R/W			x	Undefined
xxxxn4A8H	CAN message data register 370	M_DATA370	R/W		x		Undefined
xxxxn4A9H	CAN message data register 371	M_DATA371	R/W		x		Undefined
xxxxn4AAH	CAN message data register 372	M_DATA372	R/W		x		Undefined
xxxxn4ABH	CAN message data register 373	M_DATA373	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 15 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn4ACH	CAN message data register 374	M_DATA374	R/W		x		Undefined
xxxxn4ADH	CAN message data register 375	M_DATA375	R/W		x		Undefined
xxxxn4AEH	CAN message data register 376	M_DATA376	R/W		x		Undefined
xxxxn4AFH	CAN message data register 377	M_DATA377	R/W		x		Undefined
xxxxn4B0H	CAN message ID register L37	M_IDL37	R/W			x	Undefined
xxxxn4B2H	CAN message ID register H37	M_IDH37	R/W			x	Undefined
xxxxn4B4H	CAN message configuration register 37	M_CONF37	R/W		x		Undefined
xxxxn4B5H	CAN message status register 37	M_STAT37	R		x		Undefined
xxxxn4B6H	CAN status set/cancel register 37	SC_STAT37	W			x	0000H
xxxxn4C4H	CAN message data length register 38	M_DLC38	R/W		x		Undefined
xxxxn4C5H	CAN message control register 38	M_DTRL38	R/W		x		Undefined
xxxxn4C6H	CAN message time stamp register 38	M_TIME38	R/W			x	Undefined
xxxxn4C8H	CAN message data register 380	M_DATA380	R/W		x		Undefined
xxxxn4C9H	CAN message data register 381	M_DATA381	R/W		x		Undefined
xxxxn4CAH	CAN message data register 382	M_DATA382	R/W		x		Undefined
xxxxn4CBH	CAN message data register 383	M_DATA383	R/W		x		Undefined
xxxxn4CCH	CAN message data register 384	M_DATA384	R/W		x		Undefined
xxxxn4CDH	CAN message data register 385	M_DATA385	R/W		x		Undefined
xxxxn4CEH	CAN message data register 386	M_DATA386	R/W		x		Undefined
xxxxn4CFH	CAN message data register 387	M_DATA387	R/W		x		Undefined
xxxxn4D0H	CAN message ID register L38	M_IDL38	R/W			x	Undefined
xxxxn4D2H	CAN message ID register H38	M_IDH38	R/W			x	Undefined
xxxxn4D4H	CAN message configuration register 38	M_CONF38	R/W		x		Undefined
xxxxn4D5H	CAN message status register 38	M_STAT38	R		x		Undefined
xxxxn4D6H	CAN status set/cancel register 38	SC_STAT38	W			x	0000H
xxxxn4E4H	CAN message data length register 39	M_DLC39	R/W		x		Undefined
xxxxn4E5H	CAN message control register 39	M_CTRL39	R/W		x		Undefined
xxxxn4E6H	CAN message time stamp register 39	M_TIME39	R/W			x	Undefined
xxxxn4E8H	CAN message data register 390	M_DATA390	R/W		x		Undefined
xxxxn4E9H	CAN message data register 391	M_DATA391	R/W		x		Undefined
xxxxn4EAH	CAN message data register 392	M_DATA392	R/W		x		Undefined
xxxxn4EBH	CAN message data register 393	M_DATA393	R/W		x		Undefined
xxxxn4ECH	CAN message data register 394	M_DATA394	R/W		x		Undefined
xxxxn4EDH	CAN message data register 395	M_DATA395	R/W		x		Undefined
xxxxn4EEH	CAN message data register 396	M_DATA396	R/W		x		Undefined
xxxxn4EFH	CAN message data register 397	M_DATA397	R/W		x		Undefined
xxxxn4F0H	CAN message ID register L39	M_IDL39	R/W			x	Undefined
xxxxn4F2H	CAN message ID register H39	M_IDH39	R/W			x	Undefined
xxxxn4F4H	CAN message configuration register 39	M_CONF39	R/W		x		Undefined
xxxxn4F5H	CAN message status register 39	M_STAT39	R		x		Undefined
xxxxn4F6H	CAN status set/cancel register 39	SC_STAT39	W			x	0000H
xxxxn504H	CAN message data length register 40	M_DLC40	R/W		x		Undefined
xxxxn505H	CAN message control register 40	M_CTRL40	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 16 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn506H	CAN message time stamp register 40	M_TIME40	R/W			x	Undefined
xxxxn508H	CAN message data register 400	M_DATA400	R/W		x		Undefined
xxxxn509H	CAN message data register 401	M_DATA401	R/W		x		Undefined
xxxxn50AH	CAN message data register 402	M_DATA402	R/W		x		Undefined
xxxxn50BH	CAN message data register 403	M_DATA403	R/W		x		Undefined
xxxxn50CH	CAN message data register 404	M_DATA404	R/W		x		Undefined
xxxxn50DH	CAN message data register 405	M_DATA405	R/W		x		Undefined
xxxxn50EH	CAN message data register 406	M_DATA406	R/W		x		Undefined
xxxxn50FH	CAN message data register 407	M_DATA407	R/W		x		Undefined
xxxxn510H	CAN message ID register L40	M_IDL40	R/W			x	Undefined
xxxxn512H	CAN message ID register H40	M_IDH40	R/W			x	Undefined
xxxxn514H	CAN message configuration register 40	M_CONF40	R/W		x		Undefined
xxxxn515H	CAN message status register 40	M_STAT40	R		x		Undefined
xxxxn516H	CAN status set/cancel register 40	SC_STAT40	W			x	0000H
xxxxn524H	CAN message data length register 41	M_DLC41	R/W		x		Undefined
xxxxn525H	CAN message control register 41	M_CTRL41	R/W		x		Undefined
xxxxn526H	CAN message time stamp register 41	M_TIME41	R/W			x	Undefined
xxxxn528H	CAN message data register 410	M_DATA410	R/W		x		Undefined
xxxxn529H	CAN message data register 411	M_DATA411	R/W		x		Undefined
xxxxn52AH	CAN message data register 412	M_DATA412	R/W		x		Undefined
xxxxn52BH	CAN message data register 413	M_DATA413	R/W		x		Undefined
xxxxn52CH	CAN message data register 414	M_DATA414	R/W		x		Undefined
xxxxn52DH	CAN message data register 415	M_DATA415	R/W		x		Undefined
xxxxn52EH	CAN message data register 416	M_DATA416	R/W		x		Undefined
xxxxn52FH	CAN message data register 417	M_DATA417	R/W		x		Undefined
xxxxn530H	CAN message ID register L41	M_IDL41	R/W			x	Undefined
xxxxn532H	CAN message ID register H41	M_IDH41	R/W			x	Undefined
xxxxn534H	CAN message configuration register 41	M_CONF41	R/W		x		Undefined
xxxxn535H	CAN message status register 41	M_STAT41	R		x		Undefined
xxxxn536H	CAN status set/cancel register 41	SC_STAT41	W			x	0000H
xxxxn544H	CAN message data length register 42	M_DLC42	R/W		x		Undefined
xxxxn545H	CAN message control register 42	M_CTRL42	R/W		x		Undefined
xxxxn546H	CAN message time stamp register 42	M_TIME42	R/W			x	Undefined
xxxxn548H	CAN message data register 420	M_DATA420	R/W		x		Undefined
xxxxn549H	CAN message data register 421	M_DATA421	R/W		x		Undefined
xxxxn54AH	CAN message data register 422	M_DATA422	R/W		x		Undefined
xxxxn54BH	CAN message data register 423	M_DATA423	R/W		x		Undefined
xxxxn54CH	CAN message data register 424	M_DATA424	R/W		x		Undefined
xxxxn54DH	CAN message data register 425	M_DATA425	R/W		x		Undefined
xxxxn54EH	CAN message data register 426	M_DATA426	R/W		x		Undefined
xxxxn54FH	CAN message data register 427	M_DATA427	R/W		x		Undefined
xxxxn550H	CAN message ID register L42	M_IDL42	R/W			x	Undefined
xxxxn552H	CAN message ID register H42	M_IDH42	R/W			x	Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 17 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn554H	CAN message configuration register 42	M_CONF42	R/W		x		Undefined
xxxxn555H	CAN message status register 42	M_STAT42	R		x		Undefined
xxxxn556H	CAN status set/cancel register 42	SC_STAT42	W			x	0000H
xxxxn564H	CAN message data length register 43	M_DLC43	R/W		x		Undefined
xxxxn565H	CAN message control register 43	M_CTRL43	R/W		x		Undefined
xxxxn566H	CAN message time stamp register 43	M_TIME43	R/W			x	Undefined
xxxxn568H	CAN message data register 430	M_DATA430	R/W		x		Undefined
xxxxn569H	CAN message data register 431	M_DATA431	R/W		x		Undefined
xxxxn56AH	CAN message data register 432	M_DATA432	R/W		x		Undefined
xxxxn56BH	CAN message data register 433	M_DATA433	R/W		x		Undefined
xxxxn56CH	CAN message data register 434	M_DATA434	R/W		x		Undefined
xxxxn56DH	CAN message data register 435	M_DATA435	R/W		x		Undefined
xxxxn56EH	CAN message data register 436	M_DATA436	R/W		x		Undefined
xxxxn56FH	CAN message data register 437	M_DATA437	R/W		x		Undefined
xxxxn570H	CAN message ID register L43	M_IDL43	R/W			x	Undefined
xxxxn572H	CAN message ID register H43	M_IDH43	R/W			x	Undefined
xxxxn574H	CAN message configuration register 43	M_CONF43	R/W		x		Undefined
xxxxn575H	CAN message status register 43	M_STAT43	R		x		Undefined
xxxxn576H	CAN status set/cancel register 43	SC_STAT43	W			x	0000H
xxxxn584H	CAN message data length register 44	M_DLC44	R/W		x		Undefined
xxxxn585H	CAN message control register 44	M_CTRL44	R/W		x		Undefined
xxxxn586H	CAN message time stamp register 44	M_TIME44	R/W			x	Undefined
xxxxn588H	CAN message data register 440	M_DATA440	R/W		x		Undefined
xxxxn589H	CAN message data register 441	M_DATA441	R/W		x		Undefined
xxxxn58AH	CAN message data register 442	M_DATA442	R/W		x		Undefined
xxxxn58BH	CAN message data register 443	M_DATA443	R/W		x		Undefined
xxxxn58CH	CAN message data register 444	M_DATA444	R/W		x		Undefined
xxxxn58DH	CAN message data register 445	M_DATA445	R/W		x		Undefined
xxxxn58EH	CAN message data register 446	M_DATA446	R/W		x		Undefined
xxxxn58FH	CAN message data register 447	M_DATA447	R/W		x		Undefined
xxxxn590H	CAN message ID register L44	M_IDL44	R/W			x	Undefined
xxxxn592H	CAN message ID register H44	M_IDH44	R/W			x	Undefined
xxxxn594H	CAN message configuration register 44	M_CONF44	R/W		x		Undefined
xxxxn595H	CAN message status register 44	M_STAT44	R		x		Undefined
xxxxn596H	CAN status set/cancel register 44	SC_STAT44	W			x	0000H
xxxxn5A4H	CAN message data length register 45	M_DLC45	R/W		x		Undefined
xxxxn5A5H	CAN message control register 45	M_CTRL45	R/W		x		Undefined
xxxxn5A6H	CAN message time stamp register 45	M_TIME45	R/W			x	Undefined
xxxxn5A8H	CAN message data register 450	M_DATA450	R/W		x		Undefined
xxxxn5A9H	CAN message data register 451	M_DATA451	R/W		x		Undefined
xxxxn5AAH	CAN message data register 452	M_DATA452	R/W		x		Undefined
xxxxn5ABH	CAN message data register 453	M_DATA453	R/W		x		Undefined
xxxxn5ACH	CAN message data register 454	M_DATA454	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 18 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn5ADH	CAN message data register 455	M_DATA455	R/W		x		Undefined
xxxxn5AEH	CAN message data register 456	M_DATA456	R/W		x		Undefined
xxxxn5AFH	CAN message data register 457	M_DATA457	R/W		x		Undefined
xxxxn5B0H	CAN message ID register L45	M_IDL45	R/W			x	Undefined
xxxxn5B2H	CAN message ID register H45	M_IDH45	R/W			x	Undefined
xxxxn5B4H	CAN message configuration register 45	M_CONF45	R/W		x		Undefined
xxxxn5B5H	CAN message status register 45	M_STAT45	R		x		Undefined
xxxxn5B6H	CAN status set/cancel register 45	SC_STAT45	W			x	0000H
xxxxn5C4H	CAN message data length register 46	M_DLC46	R/W		x		Undefined
xxxxn5C5H	CAN message control register 46	M_CTRL46	R/W		x		Undefined
xxxxn5C6H	CAN message time stamp register 46	M_TIME46	R/W			x	Undefined
xxxxn5C8H	CAN message data register 460	M_DATA460	R/W		x		Undefined
xxxxn5C9H	CAN message data register 461	M_DATA461	R/W		x		Undefined
xxxxn5CAH	CAN message data register 462	M_DATA462	R/W		x		Undefined
xxxxn5CBH	CAN message data register 463	M_DATA463	R/W		x		Undefined
xxxxn5CCH	CAN message data register 464	M_DATA464	R/W		x		Undefined
xxxxn5CDH	CAN message data register 465	M_DATA465	R/W		x		Undefined
xxxxn5CEH	CAN message data register 466	M_DATA466	R/W		x		Undefined
xxxxn5CFH	CAN message data register 467	M_DATA467	R/W		x		Undefined
xxxxn5D0H	CAN message ID register L46	M_IDL46	R/W			x	Undefined
xxxxn5D2H	CAN message ID register H46	M_IDH46	R/W			x	Undefined
xxxxn5D4H	CAN message configuration register 46	M_CONF46	R/W		x		Undefined
xxxxn5D5H	CAN message status register 46	M_STAT46	R		x		Undefined
xxxxn5D6H	CAN status set/cancel register 46	SC_STAT46	W			x	0000H
xxxxn5E4H	CAN message data length register 47	M_DLC47	R/W		x		Undefined
Xxxxn5E5H	CAN message control register 47	M_CTRL47	R/W		x		Undefined
Xxxxn5E6H	CAN message time stamp register 47	M_TIME47	R/W			x	Undefined
xxxxn5E8H	CAN message data register 470	M_DATA470	R/W		x		Undefined
xxxxn5E9H	CAN message data register 471	M_DATA471	R/W		x		Undefined
xxxxn5EAH	CAN message data register 472	M_DATA472	R/W		x		Undefined
xxxxn5EBH	CAN message data register 473	M_DATA473	R/W		x		Undefined
xxxxn5ECH	CAN message data register 474	M_DATA474	R/W		x		Undefined
xxxxn5EDH	CAN message data register 475	M_DATA475	R/W		x		Undefined
xxxxn5EEH	CAN message data register 476	M_DATA476	R/W		x		Undefined
xxxxn5EFH	CAN message data register 477	M_DATA477	R/W		x		Undefined
xxxxn5F0H	CAN message ID register L47	M_IDL47	R/W			x	Undefined
xxxxn5F2H	CAN message ID register H47	M_IDH47	R/W			x	Undefined
xxxxn5F4H	CAN message configuration register 47	M_CONF47	R/W		x		Undefined
xxxxn5F5H	CAN message status register 47	M_STAT47	R		x		Undefined
xxxxn5F6H	CAN status set/cancel register 47	SC_STAT47	W			x	0000H
xxxxn604H	CAN message data length register 48	M_DLC48	R/W		x		Undefined
xxxxn605H	CAN message control register 48	M_CTRL48	R/W		x		Undefined
xxxxn606H	CAN message time stamp register 48	M_TIME48	R/W			x	Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 19 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn608H	CAN message data register 480	M_DATA480	R/W		x		Undefined
xxxxn609H	CAN message data register 481	M_DATA481	R/W		x		Undefined
xxxxn60AH	CAN message data register 482	M_DATA482	R/W		x		Undefined
xxxxn60BH	CAN message data register 483	M_DATA483	R/W		x		Undefined
xxxxn60CH	CAN message data register 484	M_DATA484	R/W		x		Undefined
xxxxn60DH	CAN message data register 485	M_DATA485	R/W		x		Undefined
xxxxn60EH	CAN message data register 486	M_DATA486	R/W		x		Undefined
xxxxn60FH	CAN message data register 487	M_DATA487	R/W		x		Undefined
xxxxn610H	CAN message ID register L48	M_IDL48	R/W			x	Undefined
xxxxn612H	CAN message ID register H48	M_IDH48	R/W			x	Undefined
xxxxn614H	CAN message configuration register 48	M_CONF48	R/W		x		Undefined
xxxxn615H	CAN message status register 48	M_STAT48	R		x		Undefined
xxxxn616H	CAN status set/cancel register 48	SC_STAT48	W			x	0000H
xxxxn624H	CAN message data length register 49	M_DLC49	R/W		x		Undefined
xxxxn625H	CAN message control register 49	M_CTRL49	R/W		x		Undefined
xxxxn626H	CAN message time stamp register 49	M_TIME49	R/W			x	Undefined
xxxxn628H	CAN message data register 490	M_DATA490	R/W		x		Undefined
xxxxn629H	CAN message data register 491	M_DATA491	R/W		x		Undefined
xxxxn62AH	CAN message data register 492	M_DATA492	R/W		x		Undefined
xxxxn62BH	CAN message data register 493	M_DATA493	R/W		x		Undefined
xxxxn62CH	CAN message data register 494	M_DATA494	R/W		x		Undefined
xxxxn62DH	CAN message data register 495	M_DATA495	R/W		x		Undefined
xxxxn62EH	CAN message data register 496	M_DATA496	R/W		x		Undefined
xxxxn62FH	CAN message data register 497	M_DATA497	R/W		x		Undefined
xxxxn630H	CAN message ID register L49	M_IDL49	R/W			x	Undefined
xxxxn632H	CAN message ID register H49	M_IDH49	R/W			x	Undefined
xxxxn634H	CAN message configuration register 49	M_CONF49	R/W		x		Undefined
xxxxn635H	CAN message status register 49	M_STAT49	R		x		Undefined
xxxxn636H	CAN status set/cancel register 49	SC_STAT49	W			x	0000H
xxxxn644H	CAN message data length register 508	M_DLC50	R/W		x		Undefined
xxxxn645H	CAN message control register 50	M_CTRL50	R/W		x		Undefined
xxxxn646H	CAN message time stamp register 50	M_TIME50	R/W			x	Undefined
xxxxn648H	CAN message data register 500	M_DATA500	R/W		x		Undefined
xxxxn649H	CAN message data register 501	M_DATA501	R/W		x		Undefined
xxxxn64AH	CAN message data register 502	M_DATA502	R/W		x		Undefined
xxxxn64BH	CAN message data register 503	M_DATA503	R/W		x		Undefined
xxxxn64CH	CAN message data register 504	M_DATA504	R/W		x		Undefined
xxxxn64DH	CAN message data register 505	M_DATA505	R/W		x		Undefined
xxxxn64EH	CAN message data register 506	M_DATA506	R/W		x		Undefined
xxxxn64FH	CAN message data register 507	M_DATA507	R/W		x		Undefined
xxxxn650H	CAN message ID register L50	M_IDL50	R/W			x	Undefined
xxxxn652H	CAN message ID register H50	M_IDH50	R/W			x	Undefined
xxxxn654H	CAN message configuration register 50	M_CONF50	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 20 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn655H	CAN message status register 50	M_STAT50	R		x		Undefined
xxxxn656H	CAN status set/cancel register 50	SC_STAT50	W			x	0000H
xxxxn664H	CAN message data length register 51	M_DLC51	R/W		x		Undefined
xxxxn665H	CAN message control register 51	M_CTRL51	R/W		x		Undefined
xxxxn666H	CAN message time stamp register 51	M_TIME51	R/W			x	Undefined
xxxxn668H	CAN message data register 510	M_DATA510	R/W		x		Undefined
xxxxn669H	CAN message data register 511	M_DATA511	R/W		x		Undefined
xxxxn66AH	CAN message data register 512	M_DATA512	R/W		x		Undefined
xxxxn66BH	CAN message data register 513	M_DATA513	R/W		x		Undefined
xxxxn66CH	CAN message data register 514	M_DATA514	R/W		x		Undefined
xxxxn66DH	CAN message data register 515	M_DATA515	R/W		x		Undefined
xxxxn66EH	CAN message data register 516	M_DATA516	R/W		x		Undefined
xxxxn66FH	CAN message data register 517	M_DATA517	R/W		x		Undefined
xxxxn670H	CAN message ID register L51	M_IDL51	R/W			x	Undefined
xxxxn672H	CAN message ID register H51	M_IDH51	R/W			x	Undefined
xxxxn674H	CAN message configuration register 51	M_CONF51	R/W		x		Undefined
xxxxn675H	CAN message status register 51	M_STAT50	R		x		Undefined
xxxxn676H	CAN status set/cancel register 51	SC_STAT51	W			x	0000H
xxxxn684H	CAN message data length register 52	M_DLC52	R/W		x		Undefined
xxxxn685H	CAN message control register 52	M_CTRL52	R/W		x		Undefined
xxxxn686H	CAN message time stamp register 52	M_TIME52	R/W			x	Undefined
xxxxn688H	CAN message data register 520	M_DATA520	R/W		x		Undefined
xxxxn689H	CAN message data register 521	M_DATA521	R/W		x		Undefined
xxxxn68AH	CAN message data register 512	M_DATA522	R/W		x		Undefined
xxxxn68BH	CAN message data register 523	M_DATA523	R/W		x		Undefined
xxxxn68CH	CAN message data register 524	M_DATA524	R/W		x		Undefined
xxxxn68DH	CAN message data register 525	M_DATA525	R/W		x		Undefined
xxxxn68EH	CAN message data register 526	M_DATA526	R/W		x		Undefined
xxxxn68FH	CAN message data register 527	M_DATA527	R/W		x		Undefined
xxxxn690H	CAN message ID register L52	M_IDL52	R/W			x	Undefined
xxxxn692H	CAN message ID register H52	M_IDH52	R/W			x	Undefined
xxxxn694H	CAN message configuration register 52	M_CONF52	R/W		x		Undefined
xxxxn695H	CAN message status register 52	M_STAT52	R		x		Undefined
xxxxn696H	CAN status set/cancel register 52	SC_STAT52	W			x	0000H
xxxxn6A4H	CAN message data length register 53	M_DLC53	R/W		x		Undefined
xxxxn6A5H	CAN message control register 53	M_CTRL53	R/W		x		Undefined
xxxxn6A6H	CAN message time stamp register 53	M_TIME53	R/W			x	Undefined
xxxxn6A8H	CAN message data register 530	M_DATA530	R/W		x		Undefined
xxxxn6A9H	CAN message data register 531	M_DATA531	R/W		x		Undefined
xxxxn6AAH	CAN message data register 532	M_DATA532	R/W		x		Undefined
xxxxn6ABH	CAN message data register 533	M_DATA533	R/W		x		Undefined
xxxxn6ACH	CAN message data register 534	M_DATA534	R/W		x		Undefined
xxxxn6ADH	CAN message data register 535	M_DATA535	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 21 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn6AEH	CAN message data register 536	M_DATA536	R/W		x		Undefined
xxxxn6AFH	CAN message data register 537	M_DATA537	R/W		x		Undefined
xxxxn6B0H	CAN message ID register L53	M_IDL53	R/W			x	Undefined
xxxxn6B2H	CAN message ID register H53	M_IDH53	R/W			x	Undefined
xxxxn6B4H	CAN message configuration register 53	M_CONF53	R/W		x		Undefined
xxxxn6B5H	CAN message status register 53	M_STAT53	R		x		Undefined
xxxxn6B6H	CAN status set/cancel register 53	SC_STAT53	W			x	0000H
xxxxn6C4H	CAN message data length register 54	M_DLC54	R/W		x		Undefined
xxxxn6C5H	CAN message control register 54	M_CTRL54	R/W		x		Undefined
xxxxn6C6H	CAN message time stamp register 54	M_TIME54	R/W			x	Undefined
xxxxn6C8H	CAN message data register 540	M_DATA540	R/W		x		Undefined
xxxxn6C9H	CAN message data register 541	M_DATA541	R/W		x		Undefined
xxxxn6CAH	CAN message data register 542	M_DATA542	R/W		x		Undefined
xxxxn6CBH	CAN message data register 543	M_DATA543	R/W		x		Undefined
xxxxn6CCH	CAN message data register 544	M_DATA544	R/W		x		Undefined
xxxxn6CDH	CAN message data register 545	M_DATA545	R/W		x		Undefined
xxxxn6CEH	CAN message data register 546	M_DATA546	R/W		x		Undefined
xxxxn6CFH	CAN message data register 547	M_DATA547	R/W		x		Undefined
xxxxn6D0H	CAN message ID register L54	M_IDL54	R/W			x	Undefined
xxxxn6D2H	CAN message ID register H54	M_IDH54	R/W			x	Undefined
xxxxn6D4H	CAN message configuration register 54	M_CONF54	R/W		x		Undefined
xxxxn6D5H	CAN message status register 54	M_STAT54	R		x		Undefined
xxxxn6D6H	CAN status set/cancel register 54	SC_STAT54	W			x	0000H
xxxxn6E4H	CAN message data length register 55	M_DLC55	R/W		x		Undefined
xxxxn6E5H	CAN message control register 55	M_CTRL55	R/W		x		Undefined
xxxxn6E6H	CAN message time stamp register 55	M_TIME55	R/W			x	Undefined
xxxxn6E8H	CAN message data register 550	M_DATA550	R/W		x		Undefined
xxxxn6E9H	CAN message data register 551	M_DATA551	R/W		x		Undefined
xxxxn6EAH	CAN message data register 552	M_DATA552	R/W		x		Undefined
xxxxn6EBH	CAN message data register 553	M_DATA553	R/W		x		Undefined
xxxxn6ECH	CAN message data register 554	M_DATA554	R/W		x		Undefined
xxxxn6EDH	CAN message data register 555	M_DATA555	R/W		x		Undefined
xxxxn6EEH	CAN message data register 556	M_DATA556	R/W		x		Undefined
xxxxn6EFH	CAN message data register 557	M_DATA557	R/W		x		Undefined
xxxxn6F0H	CAN message ID register L55	M_IDL55	R/W			x	Undefined
xxxxn6F2H	CAN message ID register H55	M_IDH55	R/W			x	Undefined
xxxxn6F4H	CAN message configuration register 55	M_CONF55	R/W		x		Undefined
xxxxn6F5H	CAN message status register 55	M_STAT55	R		x		Undefined
xxxxn6F6H	CAN status set/cancel register 55	SC_STAT55	W			x	0000H
xxxxn704H	CAN message data length register 56	M_DLC56	R/W		x		Undefined
xxxxn705H	CAN message control register 56	M_CTRL56	R/W		x		Undefined
xxxxn706H	CAN message time stamp register 56	M_TIME56	R/W			x	Undefined
xxxxn708H	CAN message data register 560	M_DATA560	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 22 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn709H	CAN message data register 561	M_DATA561	R/W		x		Undefined
xxxxn70AH	CAN message data register 562	M_DATA562	R/W		x		Undefined
xxxxn70BH	CAN message data register 563	M_DATA563	R/W		x		Undefined
xxxxn70CH	CAN message data register 564	M_DATA564	R/W		x		Undefined
xxxxn70DH	CAN message data register 565	M_DATA565	R/W		x		Undefined
xxxxn70EH	CAN message data register 566	M_DATA566	R/W		x		Undefined
xxxxn70FH	CAN message data register 567	M_DATA567	R/W		x		Undefined
xxxxn710H	CAN message ID register L56	M_IDL56	R/W			x	Undefined
xxxxn712H	CAN message ID register H56	M_IDH56	R/W			x	Undefined
xxxxn714H	CAN message configuration register 56	M_CONF56	R/W		x		Undefined
xxxxn715H	CAN message status register 56	M_STAT56	R		x		Undefined
xxxxn716H	CAN status set/cancel register 56	SC_STAT56	W			x	0000H
xxxxn724H	CAN message data length register 57	M_DLC57	R/W		x		Undefined
xxxxn725H	CAN message control register 57	M_CTRL57	R/W		x		Undefined
xxxxn726H	CAN message time stamp register 57	M_TIME57	R/W			x	Undefined
xxxxn728H	CAN message data register 570	M_DATA570	R/W		x		Undefined
xxxxn729H	CAN message data register 571	M_DATA571	R/W		x		Undefined
xxxxn72AH	CAN message data register 572	M_DATA572	R/W		x		Undefined
xxxxn72BH	CAN message data register 573	M_DATA573	R/W		x		Undefined
xxxxn72CH	CAN message data register 574	M_DATA574	R/W		x		Undefined
xxxxn72DH	CAN message data register 575	M_DATA575	R/W		x		Undefined
xxxxn72EH	CAN message data register 576	M_DATA576	R/W		x		Undefined
xxxxn72FH	CAN message data register 577	M_DATA577	R/W		x		Undefined
xxxxn730H	CAN message ID register L57	M_IDL57	R/W			x	Undefined
xxxxn732H	CAN message ID register H57	M_IDH57	R/W			x	Undefined
xxxxn734H	CAN message configuration register 57	M_CONF57	R/W		x		Undefined
xxxxn735H	CAN message status register 57	M_STAT57	R		x		Undefined
xxxxn736H	CAN status set/cancel register 57	SC_STAT57	W			x	0000H
xxxxn744H	CAN message data length register 58	M_DLC58	R/W		x		Undefined
xxxxn745H	CAN message control register 58	M_CTRL58	R/W		x		Undefined
xxxxn746H	CAN message time stamp register 58	M_TIME58	R/W			x	Undefined
xxxxn748H	CAN message data register 580	M_DATA580	R/W		x		Undefined
xxxxn749H	CAN message data register 581	M_DATA581	R/W		x		Undefined
xxxxn74AH	CAN message data register 582	M_DATA582	R/W		x		Undefined
xxxxn74BH	CAN message data register 583	M_DATA583	R/W		x		Undefined
xxxxn74CH	CAN message data register 584	M_DATA584	R/W		x		Undefined
xxxxn74DH	CAN message data register 585	M_DATA585	R/W		x		Undefined
xxxxn74EH	CAN message data register 586	M_DATA586	R/W		x		Undefined
xxxxn74FH	CAN message data register 587	M_DATA587	R/W		x		Undefined
xxxxn750H	CAN message ID register L58	M_IDL58	R/W			x	Undefined
xxxxn752H	CAN message ID register H58	M_IDH58	R/W			x	Undefined
xxxxn754H	CAN message configuration register 58	M_CONF58	R/W		x		Undefined
xxxxn755H	CAN message status register 58	M_STAT58	R		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 23 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn756H	CAN status set/cancel register 58	SC_STAT58	W			x	0000H
xxxxn764H	CAN message data length register 59	M_DLC59	R/W		x		Undefined
xxxxn765H	CAN message control register 59	M_CTRL59	R/W		x		Undefined
xxxxn766H	CAN message time stamp register 59	M_TIME59	R/W			x	Undefined
xxxxn768H	CAN message data register 590	M_DATA590	R/W		x		Undefined
xxxxn769H	CAN message data register 591	M_DATA591	R/W		x		Undefined
xxxxn76AH	CAN message data register 592	M_DATA592	R/W		x		Undefined
xxxxn76BH	CAN message data register 593	M_DATA593	R/W		x		Undefined
xxxxn76CH	CAN message data register 594	M_DATA594	R/W		x		Undefined
xxxxn76DH	CAN message data register 595	M_DATA595	R/W		x		Undefined
xxxxn76EH	CAN message data register 596	M_DATA596	R/W		x		Undefined
xxxxn76FH	CAN message data register 597	M_DATA597	R/W		x		Undefined
xxxxn770H	CAN message ID register L59	M_IDL59	R/W			x	Undefined
xxxxn772H	CAN message ID register H59	M_IDH59	R/W			x	Undefined
xxxxn774H	CAN message configuration register 59	M_CONF59	R/W		x		Undefined
xxxxn775H	CAN message status register 59	M_STAT59	R		x		Undefined
xxxxn776H	CAN status set/cancel register 59	SC_STAT59	W			x	0000H
xxxxn784H	CAN message data length register 60	M_DLC60	R/W		x		Undefined
xxxxn785H	CAN message control register 60	M_CTRL60	R/W		x		Undefined
xxxxn786H	CAN message time stamp register 60	M_TIME60	R/W			x	Undefined
xxxxn788H	CAN message data register 600	M_DATA600	R/W		x		Undefined
xxxxn789H	CAN message data register 601	M_DATA601	R/W		x		Undefined
xxxxn78AH	CAN message data register 602	M_DATA602	R/W		x		Undefined
xxxxn78BH	CAN message data register 603	M_DATA603	R/W		x		Undefined
xxxxn78CH	CAN message data register 604	M_DATA604	R/W		x		Undefined
xxxxn78DH	CAN message data register 605	M_DATA605	R/W		x		Undefined
xxxxn78EH	CAN message data register 606	M_DATA606	R/W		x		Undefined
xxxxn78FH	CAN message data register 607	M_DATA607	R/W		x		Undefined
xxxxn790H	CAN message ID register L60	M_IDL60	R/W			x	Undefined
xxxxn792H	CAN message ID register H60	M_IDH60	R/W			x	Undefined
xxxxn794H	CAN message configuration register 60	M_CONF60	R/W		x		Undefined
xxxxn795H	CAN message status register 60	M_STAT60	R		x		Undefined
xxxxn796H	CAN status set/cancel register 60	SC_STAT60	W			x	0000H
xxxxn7A4H	CAN message data length register 61	M_DLC61	R/W		x		Undefined
xxxxn7A5H	CAN message control register 61	M_CTRL61	R/W		x		Undefined
xxxxn7A6H	CAN message time stamp register 61	M_TIME61	R/W			x	Undefined
xxxxn7A8H	CAN message data register 610	M_DATA610	R/W		x		Undefined
xxxxn7A9H	CAN message data register 611	M_DATA611	R/W		x		Undefined
xxxxn7AAH	CAN message data register 612	M_DATA612	R/W		x		Undefined
xxxxn7ABH	CAN message data register 613	M_DATA613	R/W		x		Undefined
xxxxn7ACH	CAN message data register 614	M_DATA614	R/W		x		Undefined
xxxxn7ADH	CAN message data register 615	M_DATA615	R/W		x		Undefined
xxxxn7AEH	CAN message data register 616	M_DATA616	R/W		x		Undefined

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 24 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn7AFH	CAN message data register 617	M_DATA617	R/W		x		Undefined
xxxxn7B0H	CAN message ID register L61	M_IDL61	R/W			x	Undefined
xxxxn7B2H	CAN message ID register H61	M_IDH61	R/W			x	Undefined
xxxxn7B4H	CAN message configuration register 61	M_CONF61	R/W		x		Undefined
xxxxn7B5H	CAN message status register 61	M_STAT61	R		x		Undefined
xxxxn7B6H	CAN status set/cancel register 61	SC_STAT61	W			x	0000H
xxxxn7C4H	CAN message data length register 62	M_DLC62	R/W		x		Undefined
xxxxn7C5H	CAN message control register 62	M_CTRL62	R/W		x		Undefined
xxxxn7C6H	CAN message time stamp register 62	M_TIME62	R/W			x	Undefined
xxxxn7C8H	CAN message data register 620	M_DATA620	R/W		x		Undefined
xxxxn7C9H	CAN message data register 621	M_DATA621	R/W		x		Undefined
xxxxn7CAH	CAN message data register 622	M_DATA622	R/W		x		Undefined
xxxxn7CBH	CAN message data register 623	M_DATA623	R/W		x		Undefined
xxxxn7CCH	CAN message data register 624	M_DATA624	R/W		x		Undefined
xxxxn7CDH	CAN message data register 625	M_DATA625	R/W		x		Undefined
xxxxn7CEH	CAN message data register 626	M_DATA626	R/W		x		Undefined
xxxxn7CFH	CAN message data register 627	M_DATA627	R/W		x		Undefined
xxxxn7D0H	CAN message ID register L62	M_IDL62	R/W			x	Undefined
xxxxn7D2H	CAN message ID register H62	M_IDH62	R/W			x	Undefined
xxxxn7D4H	CAN message configuration register 62	M_CONF62	R/W		x		Undefined
xxxxn7D5H	CAN message status register 62	M_STAT62	R		x		Undefined
xxxxn7D6H	CAN status set/cancel register 62	SC_STAT62	W			x	0000H
xxxxn7E4H	CAN message data length register 631	M_DLC63	R/W		x		Undefined
xxxxn7E5H	CAN message control register 63	M_CTRL63	R/W		x		Undefined
xxxxn7E6H	CAN message time stamp register 63	M_TIME63	R/W			x	Undefined
xxxxn7E8H	CAN message data register 630	M_DATA630	R/W		x		Undefined
xxxxn7E9H	CAN message data register 631	M_DATA631	R/W		x		Undefined
xxxxn7EAH	CAN message data register 632	M_DATA632	R/W		x		Undefined
xxxxn7EBH	CAN message data register 633	M_DATA633	R/W		x		Undefined
xxxxn7ECH	CAN message data register 634	M_DATA634	R/W		x		Undefined
xxxxn7EDH	CAN message data register 635	M_DATA635	R/W		x		Undefined
xxxxn7EEH	CAN message data register 636	M_DATA636	R/W		x		Undefined
xxxxn7EFH	CAN message data register 637	M_DATA637	R/W		x		Undefined
xxxxn7FCH	CAN message ID register L63	M_IDL63	R/W			x	Undefined
xxxxn7F2H	CAN message ID register H63	M_IDH63	R/W			x	Undefined
xxxxn7F4H	CAN message configuration register 63	M_CONF63	R/W		x		Undefined
xxxxn7F5H	CAN message status register 63	M_STAT63	R		x		Undefined
xxxxn7F6H	CAN status set/cancel register 63	SC_STAT63	W			x	0000H
xxxxn800H	CAN interrupt pending register	CCINTP	R		x	x	0000H
xxxxn802H	CAN global interrupt pending register	CGINTP	R/W		x	x	00H
xxxxn804H	CAN1 local interrupt pending register	C1INTP	R/W		x	x	00H
xxxxn80CH	CAN stop register	CSTOP	R/W		x	x	Undefined
xxxxn810H	CAN global status register **Note**	CGST	R/W	x	x	x	0100H

Table 3-6: List of programmable peripheral I/O registers for the FCAN (Sheet 25 of 25)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxn812H	CAN global interrupt enable register **Note**	CGIE	R/W	x	x	x	0A00H
xxxxn814H	CAN main clock select register	CGCS	R/W	x	x	x	7F05H
xxxxn818H	CAN time stop count register	CGTSC	R	x	x	x	0000H
xxxxn81AH	CAN message find start register	CGMSS	W			x	0000H
xxxxn81AH	CAN message find result register	CGMSR	R			x	0000H
xxxxn840H	CAN1 address mask register L0	C1MASKL0	R/W		x	x	Undefined
xxxxn842H	CAN1 address mask register H0	C1MASKH0	R/W		x	x	Undefined
xxxxn844H	CAN1 address mask register L1	C1MASKL1	R/W		x	x	Undefined
xxxxn846H	CAN1 address mask register H1	C1MASKH1	R/W		x	x	Undefined
xxxxn848H	CAN1 address mask register L2	C1MASKL2	R/W		x	x	Undefined
xxxxn84AH	CAN1 address mask register H2	C1MASKH2	R/W		x	x	Undefined
xxxxn84CH	CAN1 address mask register L3	C1MASKL3	R/W		x	x	Undefined
xxxxn84EH	CAN1 address mask register H3	C1MASKH3	R/W		x	x	Undefined
xxxxn850H	CAN1 control register	C1CTRL	R/W		x	x	0101H
xxxxn852H	CAN1 definition register **Note**	C1DEF	R/W		x	x	0000H
xxxxn854H	CAN1 information register	C1LAST	R		x	x	00FFH
xxxxn856H	CAN1 error counter register	C1ERC	R		x	x	0000H
xxxxn858H	CAN1 interrupt enable register **Note**	C1IE	R/W		x	x	0000H
xxxxn85AH	CAN1 bus active register	C1BA	R		x	x	00FFH
xxxxn85CH	CAN1 bit rate prescaler register	C1BRP	R/W		x	x	0000H
xxxxn85DH	CAN1 bus diagnostic information register	C1DINF	R		x	x	0000H
xxxxn85EH	CAN1 synchronization control register	C1SYNC	R/W		x	x	0218H

Note: This register can be accessed in 16-bit or 8-bit units during read and in 16-bit units during write.

Remark: n = xx00b

The list of the programmable peripheral I/O registers for the FVAN is shown below:

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 1 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm000H	FVAN0 Line control register	LCR	R/W	x	x		0x00H
xxxxm001H	FVAN0 transmit control register	TCR	R/W	x	x		0x02H
xxxxm002H	FVAN0 diagnosis control register	DCR	R/W	x	x		0x00H
xxxxm003H	FVAN0 command register	CR	W		x		0x00H
xxxxm004H	FVAN0 Line status register	LSR	R		x		0x20H
xxxxm005H	FVAN0 transmit status register	TSR	R		x		0x00H
xxxxm006H	FVAN0 last message status register	LMSR	R		x		0x00H
xxxxm007H	FVAN0 last error status register	LEMSR	R		x		0x00H
xxxxm009H	FVAN0 interrupt status register	ISR	R		x		0x80H
xxxxm00AH	FVAN0 interrupt enable register	IEA	R/W	x	x		0x80H
xxxxm00BH	FVAN0 interrupt reset register	IRR	W		x		0x00H
xxxxm010H	FVAN0 channel 0 register	ID_TAG	R/W	x	x		Undefined
xxxxm011H	FVAN0 channel 0 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm012H	FVAN0 channel 0 register	MESS_PTR	R/W	x	x		Undefined
xxxxm013H	FVAN0 channel 0 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm016H	FVAN0 channel 0 register	ID_MASK	R/W	xx	x		Undefined
xxxxm017H	FVAN0 channel 0 register	ID_MASK	R/W	x	x		Undefined
xxxxm018H	FVAN0 channel 1 register	ID_TAG	R/W	x	x		Undefined
xxxxm019H	FVAN0 channel 1 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm01AH	FVAN0 channel 1 register	MESS_PTR	R/W	x	x		Undefined
xxxxm01BH	FVAN0 channel 1 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm01EH	FVAN0 channel 1 register	ID_MASK	R/W	x	x		Undefined
xxxxm01FH	FVAN0 channel 1 register	ID_MASK	R/W	x	x		Undefined
xxxxm020H	FVAN0 channel 2 register	ID_TAG	R/W	x	x		Undefined
xxxxm021H	FVAN0 channel 2 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm022H	FVAN0 channel 2 register	MESS_PTR	R/W	x	x		Undefined
xxxxm023H	FVAN0 channel 2 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm026H	FVAN0 channel 2 register	ID_MASK	R/W	x	x		Undefined
xxxxm027H	FVAN0 channel 2 register	ID_MASK	R/W	x	x		Undefined
xxxxm028H	FVAN0 channel 3 register	ID_TAG	R/W	x	x		Undefined
xxxxm029H	FVAN0 channel 3 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm02AH	FVAN0 channel 3 register	MESS_PTR	R/W	x	x		Undefined
xxxxm02BH	FVAN0 channel 3 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm02EH	FVAN0 channel 3 register	ID_MASK	R/W	x	x		Undefined

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 2 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm02FH	FVAN0 channel 3 register	ID_MASK	R/W	x	x		Undefined
xxxxm030H	FVAN0 channel 4 register	ID_TAG	R/W	x	x		Undefined
xxxxm031H	FVAN0 channel 4 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm032H	FVAN0 channel 4 register	MESS_PTR	R/W	x	x		Undefined
xxxxm033H	FVAN0 channel 4 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm036H	FVAN0 channel 4 register	ID_MASK	R/W	x	x		Undefined
xxxxm037H	FVAN0 channel 4 register	ID_MASK	R/W	x	x		Undefined
xxxxm038H	FVAN0 channel 5 register	ID_TAG	R/W	x	x		Undefined
xxxxm039H	FVAN0 channel 5 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm03AH	FVAN0 channel 5 register	MESS_PTR	R/W	x	x		Undefined
xxxxm03BH	FVAN0 channel 5 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm03EH	FVAN0 channel 5 register	ID_MASK	R/W	x	x		Undefined
xxxxm03FH	FVAN0 channel 5 register	ID_MASK	R/W	x	x		Undefined
xxxxm040H	FVAN0 channel 6 register	ID_TAG	R/W	x	x		Undefined
xxxxm041H	FVAN0 channel 6 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm042H	FVAN0 channel 6 register	MESS_PTR	R/W	x	x		Undefined
xxxxm043H	FVAN0 channel 6 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm046H	FVAN0 channel 6 register	ID_MASK	R/W	x	x		Undefined
xxxxm047H	FVAN0 channel 6 register	ID_MASK	R/W	x	x		Undefined
xxxxm048H	FVAN0 channel 7 register	ID_TAG	R/W	x	x		Undefined
xxxxm049H	FVAN0 channel 7 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm04AH	FVAN0 channel 7 register	MESS_PTR	R/W	x	x		Undefined
xxxxm04BH	FVAN0 channel 7 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm04EH	FVAN0 channel 7 register	ID_MASK	R/W	x	x		Undefined
xxxxm04FH	FVAN0 channel 7 register	ID_MASK	R/W	x	x		Undefined
xxxxm050H	FVAN0 channel 8 register	ID_TAG	R/W	x	x		Undefined
xxxxm051H	FVAN0 channel 8 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm052H	FVAN0 channel 8 register	MESS_PTR	R/W	x	x		Undefined
xxxxm053H	FVAN0 channel 8 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm056H	FVAN0 channel 8 register	ID_MASK	R/W	x	x		Undefined
xxxxm057H	FVAN0 channel 8 register	ID_MASK	R/W	x	x		Undefined
xxxxm058H	FVAN0 channel 9 register	ID_TAG	R/W	x	x		Undefined
xxxxm059H	FVAN0 channel 9 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm05AH	FVAN0 channel 9 register	MESS_PTR	R/W	x	x		Undefined

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 3 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm05BH	FVAN0 channel 9 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm05EH	FVAN0 channel 9 register	ID_MASK	R/W	x	x		Undefined
xxxxm05FH	FVAN0 channel 9 register	ID_MASK	R/W	x	x		Undefined
xxxxm060H	FVAN0 channel 10 register	ID_TAG	R/W	x	x		Undefined
xxxxm061H	FVAN0 channel 10 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm062H	FVAN0 channel 10 register	MESS_PTR	R/W	x	x		Undefined
xxxxm063H	FVAN0 channel 10 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm066H	FVAN0 channel 10 register	ID_MASK	R/W	x	x		Undefined
xxxxm067H	FVAN0 channel 10 register	ID_MASK	R/W	x	x		Undefined
xxxxm068H	FVAN0 channel 11 register	ID_TAG	R/W	x	x		Undefined
xxxxm069H	FVAN0 channel 11 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm06AH	FVAN0 channel 11 register	MESS_PTR	R/W	x	x		Undefined
xxxxm06BH	FVAN0 channel 11 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm06EH	FVAN0 channel 11 register	ID_MASK	R/W	x	x		Undefined
xxxxm06FH	FVAN0 channel 11 register	ID_MASK	R/W	x	x		Undefined
xxxxm070H	FVAN0 channel 12 register	ID_TAG	R/W	x	x		Undefined
xxxxm071H	FVAN0 channel 12 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm072H	FVAN0 channel 12 register	MESS_PTR	R/W	x	x		Undefined
xxxxm073H	FVAN0 channel 12 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm076H	FVAN0 channel 12 register	ID_MASK	R/W	x	x		Undefined
xxxxm077H	FVAN0 channel 12 register	ID_MASK	R/W	x	x		Undefined
xxxxm078H	FVAN0 channel 13 register	ID_TAG	R/W	x	x		Undefined
xxxxm079H	FVAN0 channel 13 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm07AH	FVAN0 channel 13 register	MESS_PTR	R/W	x	x		Undefined
xxxxm07BH	FVAN0 channel 13 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm07EH	FVAN0 channel 13 register	ID_MASK	R/W	x	x		Undefined
xxxxm07FH	FVAN0 channel 13 register	ID_MASK	R/W	x	x		Undefined
xxxxm080H	FVAN0 Message data byte 0		R/W	x	x		Undefined
xxxxm081H	FVAN0 Message data byte 1		R/W	x	x		Undefined
...	FVAN0 Message data byte...		R/W	x	x		Undefined
xxxxm0FEH	FVAN0 Message data byte 126		R/W	x	x		Undefined
xxxxm0FFH	FVAN0 Message data byte 127		R/W	x	x		Undefined
xxxxm100H	FVAN1 Line control register	LCR	R/W	x	x		0x00H
xxxxm101H	FVAN1 transmit control register	TCR	R/W	x	x		0x02H
xxxxm102H	FVAN1 diagnosis control register	DCR	R/W	x	x		0x00H
xxxxm103H	FVAN1 command register	CR	W		x		0x00H

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 4 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm104H	FVAN1 Line status register	LSR	R		x		0x20H
xxxxm105H	FVAN1 transmit status register	TSR	R		x		0x00H
xxxxm106H	FVAN1 last message status register	LMSR	R		x		0x00H
xxxxm107H	FVAN1 last error status register	LEMSR	R		x		0x00H
xxxxm109H	FVAN1 interrupt status register	ISR	R		x		0x80H
xxxxm10AH	FVAN1 interrupt enable register	IEA	R/W	x	x		0x80H
xxxxm10BH	FVAN1 interrupt reset register	IRR	W		x		0x00H
xxxxm110H	FVAN1 channel 0 register	ID_TAG	R/W	x	x		Undefined
xxxxm111H	FVAN1 channel 0 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm112H	FVAN1 channel 0 register	MESS_PTR	R/W	x	x		Undefined
xxxxm113H	FVAN1 channel 0 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm116H	FVAN1 channel 0 register	ID_MASK	R/W	x	x		Undefined
xxxxm117H	FVAN1 channel 0 register	ID_MASK	R/W	x	x		Undefined
xxxxm118H	FVAN1 channel 1 register	ID_TAG	R/W	x	x		Undefined
xxxxm119H	FVAN1 channel 1 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm11AH	FVAN1 channel 1 register	MESS_PTR	R/W	x	x		Undefined
xxxxm11BH	FVAN1 channel 1 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm11EH	FVAN1 channel 1 register	ID_MASK	R/W	x	x		Undefined
xxxxm11FH	FVAN1 channel 1 register	ID_MASK	R/W	x	x		Undefined
xxxxm120H	FVAN1 channel 2 register	ID_TAG	R/W	x	x		Undefined
xxxxm121H	FVAN1 channel 2 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm122H	FVAN1 channel 2 register	MESS_PTR	R/W	x	x		Undefined
xxxxm123H	FVAN1 channel 2 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm126H	FVAN1 channel 2 register	ID_MASK	R/W	x	x		Undefined
xxxxm127H	FVAN1 channel 2 register	ID_MASK	R/W	x	x		Undefined
xxxxm128H	FVAN1 channel 3 register	ID_TAG	R/W	x	x		Undefined
xxxxm129H	FVAN1 channel 3 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm12AH	FVAN1 channel 3 register	MESS_PTR	R/W	x	x		Undefined
xxxxm12BH	FVAN1 channel 3 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm12EH	FVAN1 channel 3 register	ID_MASK	R/W	x	x		Undefined
xxxxm12FH	FVAN1 channel 3 register	ID_MASK	R/W	x	x		Undefined
xxxxm130H	FVAN1 channel 4 register	ID_TAG	R/W	x	x		Undefined
xxxxm131H	FVAN1 channel 4 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm132H	FVAN1 channel 4 register	MESS_PTR	R/W	x	x		Undefined
xxxxm133H	FVAN1 channel 4 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm136H	FVAN1 channel 4 register	ID_MASK	R/W	x	x		Undefined

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 5 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm137H	FVAN1 channel 4 register	ID_MASK	R/W	x	x		Undefined
xxxxm138H	FVAN1 channel 5 register	ID_TAG	R/W	x	x		Undefined
xxxxm139H	FVAN1 channel 5 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm13AH	FVAN1 channel 5 register	MESS_PTR	R/W	x	x		Undefined
xxxxm13BH	FVAN1 channel 5 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm13EH	FVAN1 channel 5 register	ID_MASK	R/W	x	x		Undefined
xxxxm13FH	FVAN1 channel 5 register	ID_MASK	R/W	x	x		Undefined
xxxxm140H	FVAN1 channel 6 register	ID_TAG	R/W	x	x		Undefined
xxxxm141H	FVAN1 channel 6 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm142H	FVAN1 channel 6 register	MESS_PTR	R/W	x	x		Undefined
xxxxm143H	FVAN1 channel 6 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm146H	FVAN1 channel 6 register	ID_MASK	R/W	x	x		Undefined
xxxxm147H	FVAN1 channel 6 register	ID_MASK	R/W	x	x		Undefined
xxxxm148H	FVAN1 channel 7 register	ID_TAG	R/W	x	x		Undefined
xxxxm149H	FVAN1 channel 7 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm14AH	FVAN1 channel 7 register	MESS_PTR	R/W	x	x		Undefined
xxxxm14BH	FVAN1 channel 7 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm14EH	FVAN1 channel 7 register	ID_MASK	R/W	x	x		Undefined
xxxxm14FH	FVAN1 channel 7 register	ID_MASK	R/W	x	x		Undefined
xxxxm150H	FVAN1 channel 8 register	ID_TAG	R/W	x	x		Undefined
xxxxm151H	FVAN1 channel 8 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm152H	FVAN1 channel 8 register	MESS_PTR	R/W	x	x		Undefined
xxxxm153H	FVAN1 channel 8 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm156H	FVAN1 channel 8 register	ID_MASK	R/W	x	x		Undefined
xxxxm157H	FVAN1 channel 8 register	ID_MASK	R/W	x	x		Undefined
xxxxm158H	FVAN1 channel 9 register	ID_TAG	R/W	x	x		Undefined
xxxxm159H	FVAN1 channel 9 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm15AH	FVAN1 channel 9 register	MESS_PTR	R/W	x	x		Undefined
xxxxm15BH	FVAN1 channel 9 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm15EH	FVAN1 channel 9 register	ID_MASK	R/W	x	x		Undefined
xxxxm15FH	FVAN1 channel 9 register	ID_MASK	R/W	x	x		Undefined
xxxxm160H	FVAN1 channel 10 register	ID_TAG	R/W	x	x		Undefined
xxxxm161H	FVAN1 channel 10 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm162H	FVAN1 channel 10 register	MESS_PTR	R/W	x	x		Undefined

Table 3-7: List of programmable peripheral I/O registers for the FVAN (Sheet 6 of 6)

Address	Function Register Name	Symbol	R/W	Bit Units for Manipulation			Initial Value
				1 bit	8 bits	16 bits	
xxxxm163H	FVAN1 channel 10 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm166H	FVAN1 channel 10 register	ID_MASK	R/W	x	x		Undefined
xxxxm167H	FVAN1 channel 10 register	ID_MASK	R/W	x	x		Undefined
xxxxm168H	FVAN1 channel 11 register	ID_TAG	R/W	x	x		Undefined
xxxxm169H	FVAN1 channel 11 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm16AH	FVAN1 channel 11 register	MESS_PTR	R/W	x	x		Undefined
xxxxm16BH	FVAN1 channel 11 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm16EH	FVAN1 channel 11 register	ID_MASK	R/W	x	x		Undefined
xxxxm16FH	FVAN1 channel 11 register	ID_MASK	R/W	x	x		Undefined
xxxxm170H	FVAN1 channel 12 register	ID_TAG	R/W	x	x		Undefined
xxxxm171H	FVAN1 channel 12 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm172H	FVAN1 channel 12 register	MESS_PTR	R/W	x	x		Undefined
xxxxm173H	FVAN1 channel 12 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm176H	FVAN1 channel 12 register	ID_MASK	R/W	x	x		Undefined
xxxxm177H	FVAN1 channel 12 register	ID_MASK	R/W	x	x		Undefined
xxxxm178H	FVAN1 channel 13 register	ID_TAG	R/W	x	x		Undefined
xxxxm179H	FVAN1 channel 13 register	ID_TAG/ CMD	R/W	x	x		Undefined
xxxxm17AH	FVAN1 channel 13 register	MESS_PTR	R/W	x	x		Undefined
xxxxm17BH	FVAN1 channel 13 register	MESS_L/ STA	R/W	x	x		Undefined
xxxxm17EH	FVAN1 channel 13 register	ID_MASK	R/W	x	x		Undefined
xxxxm17FH	FVAN1 channel 13 register	ID_MASK	R/W	x	x		Undefined
xxxxm180H	FVAN1 Message data byte 0		R/W	x	x		Undefined
xxxxm181H	FVAN1 Message data byte 1		R/W	x	x		Undefined
...	FVAN1 Message data byte...		R/W	x	x		Undefined
xxxxm1FEH	FVAN1 Message data byte 126		R/W	x	x		Undefined
xxxxm1FFH	FVAN1 Message data byte 127		R/W	x	x		Undefined

Remark: m = xx01b

3.5 Specific Registers

Specific registers are registers that are protected from being written with illegal data due to erroneous program execution, etc. The write access of these specific registers is executed in a specific sequence, and if abnormal store operations occur, it is notified by the peripheral status register (PHS). The V850E/VANStorm has three specific registers, the clock control register (CKC), the power save control register (PSC) and the power save mode register (PSM). For details of the CKC register, refer to Chapter 7.4.1 “Clock Control Register (CKC)” on page 209, for details of the PSC register, refer to Chapter 7.6.1 “Power Save Control Register (PSC)” on page 222 and for details of the PSM register refer to Chapter 7.6.2 “Power Save Mode Register (PSM)” on page 224.

The access sequence to the specified registers is shown below.

The following sequence shows the data setting of the specific registers.

- Store instruction (ST/SST instruction)
- Bit operation instruction (SET1/CLR1/NOT1 instruction)

Example:

```
<1>     MOV     0x04,r10
<2>     ST.B    r10,PRCMD[r0]
<3>     ST.B    r10,PSC[r0]
<4>     NOP     dummy instruction (5 times NOP required)
:       :
```

No special sequence is required when reading the specific registers.

Remarks:

1. A store instruction to a command register will not be received with an interrupt. This presupposes that this is done with the continuous store instructions in <1> and <2> above in the program. If another instruction is placed between <1> and <2>, when an interrupt is received by that instruction, the above sequence may not be established, and cause a malfunction, so caution is necessary.

2. The data written in the PRCMD register is dummy data, but use the same general purpose register for writing to the PRCMD register (<2> in the example above) as was used in setting data in the specified register (<3> in the example above). Addressing is the same in the case where a general purpose register is used.

3. In a store instruction to the PSC register for setting it in the software STOP mode or IDLE mode, it is necessary to insert 1 or more NOP instructions just after. When clearing each power save mode by interrupt, or when resetting after executing interrupt processing, start executing from the next instruction without executing 1 instruction just after the store instruction.

3.5.1 Command Register (PRCMD)

This command register (PRCMD) is to protect the registers that may have a significant influence on the application system (PSC, PSM) from an inadvertent write access, so that the system does not stop in case of a program hang-up.
This register can only be written in 8-bit units (undefined data is used when this register is read).
Only the first write access to a specific on-chip register (hereafter referred to as a “specific register”) after data has been written to the PRCMD register is valid.
In this way, the value of the specific register can be rewritten only in a specified sequence, and an illegal write access is inhibited.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PRCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	FFFFF1FCH	R/W	xxH

REG7-0: registration code (**any** 8-bit data)

Remark: The registers must be written with store instruction execution by CPU.

3.5.2 Peripheral Command Register (PHCMD)

This command register (PHCMD) is to protect the registers that may have a significant influence on the application system (CKC) from an inadvertent write access, so that the system does not stop in case of a program hang-up.
This register can be only written in 8-bit units (undefined data is used when this register is read).

Only the first write access to a specific on-chip register (hereafter referred to as a “specific register”) after data has been written to the PHCMD register is valid.
In this way, the value of the specific register can be rewritten only in a specified sequence, and an illegal write access is inhibited.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PHCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	FFFFF800H	R/W	xxH

REG7-0: registration code (**any** 8-bit data)

Remark: The registers must be written with store instruction execution by CPU.

If an illegal store operation takes place, it can be checked by the PRERR flag of the peripheral status register (PHS).

3.5.3 Peripheral Status Register (PHS)

The flag PRERR in the peripheral status register PHS indicates protection error occurrence.
This register can be read/written in 8-bit units or bit-wise.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PHS	0	0	0	0	0	0	0	PRERR	FFFFF802H	R/W	00H

Protection error detection:

If an incorrect write operation in a sequence without accessing the command register is performed to a protected internal register, the register is not written to, causing a protection error.
Writing "0" to the PRERR flag after the value is checked clears the error.

Operation conditions of PRERR flag:

Set condition:

<1>If the most recent store instruction for peripheral I/O register operation is not an operation to write the PHCMD register and if data is written to the specific register

<2>If the first store instruction operation after data has been written to the PHCMD register is to memory or peripheral I/Os other than those of a specified register

Reset condition:

<1>When "0" is written to the PRERR flag of the PHS register

<2>On system reset

3.5.4 Internal peripheral function wait control register VSWC

This register inserts wait states to the internal access of peripheral SFRs.
This register can be read or written in 1-bit and 8-bit units.

	7	6	5	4	3	2	1	0	Address	R/W	Reset Value
VSWC	0	SUWL2	SUWL1	SUWL0	0	VSWL2	VSWL1	VSWL0	FFFFF06EH	R/W	77H
	0	1	1	1	0	1	1	1			

Bit Name	Description
SUWL2, SUWL1, SUWL0	Setup wait for internal peripheral bus length

SUWL2	SUWL1	SUWL0	Number of data wait states (n = 7 - 0)
0	0	0	0
0	0	1	1 system clock
0	1	0	2 system clock
0	1	1	3 system clock
1	0	0	4 system clock
1	0	1	5 system clock
1	1	0	6 system clock
1	1	1	7 system clock (default)

Bit Name	Description
VSWL2, VSWL1, VSWL0	internal peripheral bus wait length

VSWL2	VSWL1	VSWL0	Number of data wait states (n = 7 - 0)
0	0	0	0
0	0	1	1 system clock
0	1	0	2 system clock
0	1	1	3 system clock
1	0	0	4 system clock
1	0	1	5 system clock
1	1	0	6 system clock
1	1	1	7 system clock (default)

Caution: Ensure that at least no wait SUWLx and 2 wait VSWLx are set. For V850E/ VANStorm it is recommended always to set VSWC to 02H.

[MEMO]

Chapter 4 Bus Control Function

The V850E/ VANStorm is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

4.1 Features

- 16-bit/8-bit data bus sizing function
- 8 chip areas select function
  - 3 chip area select signals externally available ($\overline{CS2}$ to $\overline{CS4}$)
- Wait function
  - Programmable wait function, capable of inserting up to 7 wait states for each memory block
  - External wait function through $\overline{WAIT}$ pin
- Idle state insertion function
- External device connection can be enabled via bus control/port alternate function pins.

4.2 Bus Control Pins

The following pins are used for connecting to external devices.

Bus Control Pin (Function when in Control Mode)	Function when in Port Mode	Register for Port/Control Mode Switching
Data bus (D0 to D15)	PDL0 to PDL15 (Port DL)	PMCDL
Address bus (A0 to A15)	PAL0 to PAL15 (Port AL)	PMCAL
Address bus (A16 to A23)	PAH0 to PAH7 (Port AH)	PMCAH
Chip select ($\overline{CS2}$ to $\overline{CS4}$)	PCS2 to PCS4 (Port CS)	PMCCS
Read/write control ($\overline{LWR}$, $\overline{UWR}$, $\overline{RD}$)	PCT0, PCT1, PCT4 (Port CT)	PMCCT
External wait control ($\overline{WAIT}$)	PCM0 (Port CM)	PMCCM
Internal system clock (CLKOUT)	PCM1 (Port CM)	

Remark: In case of ROM-less mode, when the system is reset, each bus control pin becomes unconditionally valid.

4.3 Memory Block Function

The 64 MB memory space is divided into memory blocks of 2 MB, 4 MB, and 8 MB units.

Figure 4-1: Memory block function



Note: When in the ROM-less mode, this becomes an external memory area.

4.3.1 Chip Select Control Function

The 64 MB memory area can be divided into 2 MB, 4 MB and 8 MB memory blocks by the chip area selection control registers 0 and 1 (CSC0, CSC1) to control the chip select signals.
The memory area can be effectively used by dividing the memory area into memory blocks using the chip select control function. The priority order is described below.

(1) Chip area selection control registers 0, 1 (CSC0, CSC1)

These registers can be read/written in 16-bit units. Valid by setting each bit (to 1).
If different chip area select signals are set to the same block, the priority order is controlled as follows.

CSC0: Peripheral I/O area > $\overline{CS0}$ > $\overline{CS2}$ > $\overline{CS1}$ > $\overline{CS3}$ **Note**
CSC1: Peripheral I/O area > $\overline{CS7}$ > $\overline{CS5}$ > $\overline{CS6}$ > $\overline{CS4}$ **Note**

If both the CS0n and CS2n bits of the CSC0 register are set to 0, $\overline{CS1}$ becomes active to the corresponding block (n = 0 to 3).
Similarly, if both the CS5n and CS7n bits of the CSC1 register are set to 0, $\overline{CS6}$ becomes active to the corresponding block (n = 0 to 3).

Note: Not all the chip area select signals are externally available on output pins. Even so, enabling chip area select signals other than CS2 to CS4, the setting for the corresponding memory blocks will be effective too, regardless of an external chip select output pin.

Figure 4-2: Chip Area Select Control Registers 0, 1 (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CSC0	CS33	CS32	CS31	CS30	CS23	CS22	CS21	CS20	CS13	CS12	CS11	CS10	CS03	CS02	CS01	CS00	3FFFFF060H	2C11H
	$\overline{CS3}$				$\overline{CS2}$				$\overline{CS1}$				$\overline{CS0}$					

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CSC1	CS43	CS42	CS41	CS40	CS53	CS52	CS51	CS50	CS63	CS62	CS61	CS60	CS73	CS72	CS71	CS70	3FFFFF062H	2C11H
	$\overline{CS4}$				$\overline{CS5}$				$\overline{CS6}$				$\overline{CS7}$					

Figure 4-2: Chip Area Select Control Registers 0, 1 (2/2)

Bit Position	Bit Name	Function
15 to 0	CSn0 to CSn3 (n = 0 to 7)	Chip Select Enables chip select.

CSnm	CS Operation
CS00	$\overline{CS0}$ active during block 0 access
CS01	$\overline{CS0}$ active during block 1 access.
CS02	$\overline{CS0}$ active during block 2 access.
CS03	$\overline{CS0}$ active during block 3 access.
CS10	$\overline{CS1}$ active during block 0 or 1 access.
CS11	$\overline{CS1}$ active during block 2 or 3 access.
CS12	$\overline{CS1}$ active during block 4 access.
CS13	$\overline{CS1}$ active during block 5 access.
CS20	$\overline{CS2}$ active during block 0 access.
CS21	$\overline{CS2}$ active during block 1 access.
CS22	$\overline{CS2}$ active during block 2 access.
CS23	$\overline{CS2}$ active during block 3 access.
CS30	$\overline{CS3}$ active during block 0, 1, 2, or 3 access.
CS31	$\overline{CS3}$ active during block 4 or 3 access.
CS32	$\overline{CS3}$ active during block 6 access.
CS33	$\overline{CS3}$ active during block 7 access.
CS40	$\overline{CS4}$ active during block 12, 13, 14, or 15 access.
CS41	$\overline{CS4}$ active during block 10 or 11 access.
CS42	$\overline{CS4}$ active during block 8 access.
CS43	$\overline{CS4}$ active during block 8 access.
CS50	$\overline{CS5}$ active during block 15 access.
CS51	$\overline{CS5}$ active during block 14 access.
CS52	$\overline{CS5}$ active during block 13 access.
CS53	$\overline{CS5}$ active during block 12 access.
CS60	$\overline{CS6}$ active during block 14 or 15 access.
C61	$\overline{CS6}$ active during block 12 or 13 access.
C62	$\overline{CS6}$ active during block 11 access.
C63	$\overline{CS6}$ active during block 10 access.
CS70	$\overline{CS7}$ active during block 15 access.
CS71	$\overline{CS7}$ active during block 14 access.
CS72	$\overline{CS7}$ active during block 13 access.
CS73	$\overline{CS7}$ active during block 12 access.

4.4 Bus Cycle Type Control Function

In the V850E/ VANStorm, the following external devices can be connected directly to each memory block.

- SRAM, external ROM, external I/O
- Page ROM

(1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)

The BCT0 and BCT1 registers specify the external devices and set whether operation is permitted for each $\overline{CSn}$ area (n = 0 to 7).
These registers can be read/written in 16-bit units.

Figure 4-3: Bus Cycle Type Configuration Registers 0, 1 (BCT0, BCT1)



Bit Position	Bit Name	Function
15, 11, 7, 3 (BCT0), (BCT1)	MEn (n = 0 to 7)	Memory Controller Enable Sets memory controller operation enable for each chip select signal $\overline{CSn}$.

MEn	Memory Controller Operation Enable
0	Operation disable
1	Operation enable

Bit Position	Bit Name	Function
12, 8, 4, 0 (BCT0), (BCT1)	BTn0 (n = 0 to 7)	Bus Cycle Type Specifies the device to be connected to the $\overline{CSn}$ signal.

BTn0	External Device Connected Directly to $\overline{CSn}$ signal
0	SRAM, external I/O
1	Page ROM

Cautions: 1. Write to the BCT0 and BCT1 registers after reset, and then do not change the set value. Also, do not access an external memory area other than that for this initialization routine until initial setting of the BCT0 and BCT1 registers is finished. However, it is possible to access external memory areas whose initialization has been finished.

2. The Bits marked as 0 are reserved. It have to leave to 0.

4.5 Bus Access

4.5.1 Number of access clocks

The number of basic clocks necessary for accessing each resource is as follows.

Table 4-1: Number of Bus Access Clocks

Resources (Bus width) / Bus Cycle Configuration		Internal ROM (32 bits)	Internal RAM (32 bits)	Peripheral I/O (16 bits)	External memory (16 bits)
Instruction fetch	Normal access	1 **Note 1**	1 **Note 1**	-	2 **Note 2**
	Branch	2	1	-	2 **Note 2**
Operand data access		5	1	3 **Note 2**	2 **Note 2**

Notes: **1.** The instruction fetch becomes 2 clocks, in case of contention with data access.
2. This is the minimum value.

4.5.2 Bus sizing function

The bus sizing function controls data bus width for each CS area. The data bus width is specified by using the bus size configuration register (BSC).

(1) Bus size configuration register (BSC)

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
BSC	0	BS70	0	BS60	0	BS50	0	BS40	0	BS30	0	BS20	0	BS10	0	BS00	FFFFF066H	5555H
		$\overline{CS7}$		$\overline{CS6}$		$\overline{CS5}$		$\overline{CS4}$		$\overline{CS3}$		$\overline{CS2}$		$\overline{CS1}$		$\overline{CS0}$		

Bit Position	Bit Name	Function
15 to 0	BSn1, BSn0 (n = 0 to 7)	Data Bus Width Sets the data bus width of CSn area.

BSn0	Data Bus Width of CSn area
0	8 bits
1	16 bits

Cautions: 1. Write to the BSC register after reset, and then do not change the set value. Also, do not access an external memory area other than that for this initialization routine until initial setting of the BSC register is finished. However, it is possible to access external memory areas whose initialization has been finished.
2. When the data bus width is specified as 8 bits, only the LWR signal becomes active.

4.5.3 Endian control function

The endian control function can be used to set processing of word data in memory either by the Big Endian method or the Little Endian method for each CS area selected with the chip select signal ($\overline{CS2}$ to $\overline{CS4}$). Switching of the endian method is specified with the endian configuration register (BEC).

(1) Endian configuration register (BEC)

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
BEC	0	BE70	0	BE60	0	BE50	0	BE40	0	BE30	0	BE20	0	BE10	0	BE00	FFFFF068H	0000H
		$\overline{CS7}$		$\overline{CS6}$		$\overline{CS5}$		$\overline{CS4}$		$\overline{CS3}$		$\overline{CS2}$		$\overline{CS1}$		$\overline{CS0}$		

Bit Position	Bit Name	Function
14, 12, 10, 8, 6, 4, 2, 0	BEn0 (n = 0 to 7)	Big Endian Specifies the endian method.

BEn0	Endian Control
0	Little Endian method
1	Big Endian method

Cautions: 1. Bits 15, 13, 11, 9, 7, 5, 3, and 1 of the BEC register must be cleared (0). If these bits are set to 1, the operation is not guaranteed.

2. Set the CSn area specified as the programmable peripheral I/O area to Little Endian format (n = 2 to 4).

3. In the following areas, the data processing method is fixed to Little Endian method. Any setting of Big Endian method for these areas according to the BEC register is invalid.

- **On-chip peripheral I/O area**
- **Internal ROM area**
- **Internal RAM area**
- **Fetch area of external memory**

Figure 4-4: Big Endian Addresses within Word



Figure 4-5: Little Endian Addresses within Word



4.5.4 Bus width

The V850E/ VANStorm accesses peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each type of access. Access all data in order starting from the lower order side.

(1) Byte access (8 bits)

(a) When the data bus width is 16 bits (Little Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(b) When the data bus width is 8 bits (Little Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(c) When the data bus width is 16 bits (Big Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(d) When the data bus width is 8 bits (Big Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(2) Halfword access (16 bits)

(a) When the bus width is 16 bits (Little Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(b) When the data bus width is 8 bits (Little Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(c) When the data bus width is 16 bits (Big Endian)

<1> Access to even address (2n)



<2> Access to odd address (2n + 1)



(d) When the data bus width is 8 bits (Big Endian)

<1> Access to even address (2n)





<2> Access to odd address (2n + 1)





(3) Word access (32 bits)

(a) When the bus width is 16 bits (Little Endian)

<1> Access to address 4n



<2> Access to address 4n + 1



<3> Access to address 4n + 2



<4> Access to address 4n + 3



(b) When the bus width is 8 bits (Little Endian)

<1> Access to address 4n



<2> Access to address 4n + 1



<3> Access to address 4n + 2



<4> Access to address 4n + 3



(c) When the data bus width is 16 bits (Big Endian)

<1> Access to address 4n



<2> Access to address 4n + 1



<3> Access to address 4n + 2



<4> Access to address 4n + 3



(d) When the data bus width is 8 bits (Big Endian)

<1> Access to address 4n



<2> Access to address 4n + 1



<3> Access to address 4n + 2



<4> Access to address 4n + 3



4.6 Wait Function

4.6.1 Programmable wait function

(1) Data wait control registers 0, 1 (DWC0, DWC1)

With the purpose of realizing easy interfacing with low-speed memory or with I/Os, it is possible to insert up to 7 data wait states with respect to the starting bus cycle for each CS area.
The number of wait states can be specified by data wait control registers 0 and 1 (DWC0, DWC1) in programming. Just after system reset, all blocks have 7 data wait states inserted.
These registers can be read/written in 16-bit units.

Bit Position	Bit Name	Function
14 to 12, 10 to 8, 6 to 4, 2 to 0	DWn2 to DWn0 (n = 0 to 7)	Data Wait Specifies the number of wait states inserted in the $\overline{CSn}$ area.

DWn2	DWn1	DWn0	Number of Wait States Inserted in $\overline{CSn}$ Space
0	0	0	Not inserted
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Cautions: 1. The internal ROM area and internal RAM area are not subject to programmable waits and ordinarily no wait access is carried out. The internal peripheral I/O area is also not subject to programmable wait states, with wait control performed only by each peripheral function.

2. In the following cases, the settings of registers DWC0 and DWC1 are invalid (wait control is performed by each memory controller).
- **Page ROM on-page access**

3. Write to the DWC0 and DWC1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than that for this initialization routine until initial setting of the DWC0 and DWC1 registers is finished. However, it is possible to access external memory areas whose initialization has been finished.

(2) Address setup wait control register (ASC)

The V850E/ VANStorm allows insertion of address setup wait states before the T1 cycle of the SRAM or page ROM cycle.

The number of address setup wait states can be set with the ASC register for each CS area.

This register can be read/written in 16-bit units



Bit Position	Bit Name	Function
15 to 0	ACn1, ACn0 (n = 0 to 7)	Address Cycle Specifies the number of address setup wait states inserted before the T1 cycle of SRAM/page ROM cycle for each CS area.

ACn1	ACn0	Number of Wait States
0	0	Not inserted
0	1	1
1	0	2
1	1	3

Remark: During address setup wait, the external wait function is disabled by the $\overline{\text{WAIT}}$ pin.

4.6.2 External wait function

When an extremely slow device, I/O, or asynchronous system is connected, any number of wait states can be inserted in a bus cycle by the external wait pin (WAIT) to synchronize with the external device. Just as with programmable waits, access to internal ROM, internal RAM, and internal peripheral I/O areas cannot be controlled by external waits.
Input of the external WAIT signal can be done asynchronously to CLKOUT and is sampled at the falling edge of the clock in the T1 and TW states of a bus cycle. If the setup/hold time at sampling timing is not satisfied, the wait state may or may not be inserted in the next state.

4.6.3 Relationship between programmable wait and external wait

A wait cycle is inserted as the result of an OR operation between the wait cycle specified by the set value of the programmable wait and the wait cycle controlled by the WAIT pin. In other words, the number of wait cycles is determined by the side with the greatest number of cycles.



For example, if the programmable wait and the timing of the WAIT pin signal are as illustrated below, three wait states will be inserted in the bus cycle.

Figure 4-6: Example of Wait Insertion



Remark: The circle ❍ indicates the sampling timing.

4.7 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices, an idle state (TI) can be inserted into the current bus cycle after the T2 state to meet the data output float delay time (tdf) on memory read access for each CS space. The bus cycle following the T2 state starts after the idle state is inserted.

An idle state is inserted in the timing shown below.

- after read/write cycles for SRAM, external I/O or external ROM

The idle state insertion setting can be specified by program using the bus cycle control register (BCC). Immediately after the system reset, idle state insertion is automatically programmed for all memory blocks.

(1) Bus cycle control register (BCC)

This register can be read/written in 16-bit units.



Bit Position	Bit Name	Function
15 to 0	BCn1, BCn0 (n = 0 to 7)	Data Cycle Specifies the insertion of an idle state when accessing corresponding $\overline{CSn}$ area.

BCn1	BCn0	Idle State in $\overline{CSn}$ Area
0	0	Not inserted
0	1	1
1	0	2
1	1	3

Cautions: 1. The internal ROM area, internal RAM area, and internal peripheral I/O area are not subject to insertion of an idle state.

2. Write to the BCC register after reset, and then do not change the set value. Also, do not access an external memory area other than that for this initialization routine until initial setting of the BCC register is finished. However, it is possible to access external memory areas whose initialization has been finished.

4.8 Bus Priority Order

There are three external bus cycles: DMA cycle, operand data access, and instruction fetch.
As for the priority order, the highest priority has the DMA cycle, instruction fetch, and operand data access, in this order.
An instruction fetch may be inserted between read access and write access during read modify write access.
Also, an instruction fetch may be inserted between bus access and bus access during CPU bus lock.

Table 4-2: Bus Priority Order

Priority Order	External Bus Cycle	Bus Master
High	DMA cycle	DMA controller
↕	Operand data access	CPU
	Instruction fetch	CPU
Low		

4.9 Boundary Operation Conditions

4.9.1 Program space

(1) Branching to the peripheral I/O area or successive fetch from the internal RAM area to the internal peripheral I/O area is inhibited. In terms of hardware, fetching the NOP op code continues, and fetching from the external memory is not performed.

(2) If a branch instruction exists at the upper limit of the internal RAM area, a pre-fetch operation (invalid fetch) that straddles over the internal peripheral I/O area does not occur when instruction fetch is performed.

4.9.2 Data space

The V850E/ VANStorm is provided with an address misalign function.
Through this function, regardless of the data format (word data, halfword data, or byte data), data can be placed in all addresses. However, in the case of word data and halfword data, if data are not subjected to boundary alignment, the bus cycle will be generated a minimum of 2 times and bus efficiency will drop.

(1) In the case of halfword length data access

When the address's LSB bit is 1, the byte length bus cycle will be generated 2 times.

(2) In the case of word length data access

(a) When the address's LSB is 1, bus cycles will be generated in the order of byte length bus cycle, halfword length bus cycle, and word length bus cycle.
(b) When the address's lowest 2 bits are 10, the halfword length bus cycle will be generated 2 times.

[MEMO]

Chapter 5 Memory Access Control Function

5.1 SRAM, External ROM, External I/O Interface

5.1.1 Features

- Access to SRAM takes a minimum of 2 states.
- Up to 7 states of programmable data waits can be inserted through setting of the DWC0 and DWC1 registers.
- Data wait can be controlled with input pin ($\overline{\text{WAIT}}$).
- Up to 3 idle states can be inserted after the read/write cycle through setting of the BCC register.
- Up to 3 address setup wait states can be inserted through setting of the ASC register.

5.1.2 SRAM connections

An example of connection to SRAM is shown below.

Figure 5-1: Example of Connection to SRAM

(a) When data bus width is 16 bits



(b) When data bus width is 8 bits



Remark: $\overline{\text{CSn}}$ = $\overline{\text{CS2}}$ to $\overline{\text{CS4}}$

5.1.3 SRAM, external ROM, external I/O access

Figure 5-2: SRAM, External ROM, External I/O Access Timing (1/6)

(a) During read



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-2: SRAM, External ROM, External I/O Access Timing (2/6)

(b) During read (address setup wait, idle state insertion)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-2: SRAM, External ROM, External I/O Access Timing (3/6)

(c) During write



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-2: SRAM, External ROM, External I/O Access Timing (4/6)

(d) During write (address setup wait, idle state insertion)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-2: SRAM, External ROM, External I/O Access Timing (5/6)

(e) When read → write operation



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-2: SRAM, External ROM, External I/O Access Timing (6/6)

(f) When write → read operation



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

5.2 Page ROM Controller (ROMC)

The page ROM controller (ROMC) is provided for access to ROM (page ROM) with the page access function.
Comparison of addresses with the immediately preceding bus cycle is carried out and wait control for normal access (off-page) and page access (on-page) is executed. This controller can handle page widths from 8 to 128 bytes.

5.2.1 Features

- Direct connection to 8-bit/16-bit page ROM supported
- In case of 16-bit bus width: 4/8/16/32/64 word page access supported
- In case of 8-bit bus width: 8/16/32/64/128 word page access supported
- Page ROM access a minimum of 2 states.
- On-page judgment function
- Addresses to be compared can be changed through setting of the PRC register.
- Up to 7 states of programmable data waits can be inserted during the on-page cycle through setting of the PRC register.
- Up to 7 states of programmable data wait can be inserted during the off-page cycle through setting of the DWC0 and DWC1 registers.
- Waits can be controlled with pin input.

5.2.2 Page ROM connections

Examples of page ROM connections are shown below.

Figure 5-3: Example of Page ROM Connections

(a) In case of 16-bit data bus width



(b) In case of 8-bit data bus width



Remark: $\overline{CSn}$ = $\overline{CS2}$ to $\overline{CS4}$

5.2.3 On-page/off-page judgment

Whether a page ROM cycle is on-page or off-page is judged by latching the address of the previous cycle and comparing it with the address of the current cycle.
Through the page ROM configuration register (PRC), according to the configuration of the connected page ROM and the number of continuously readable bits, one of the addresses (A3 to A5) is set as the masking address (no comparison is made).

Figure 5-4: On-Page/Off-Page Judgment during Page ROM Connection (1/2)

(a) In case of 16-Mbit (1 M × 16 bits) page ROM (4-word page access)



(b) In case of 16-Mbit (1 M × 16 bits) page ROM (8-word page access)



Figure 5-4: On-Page/Off-Page Judgment during Page ROM Connection (2/2)

(c) In case of 32-Mbit (2 M × 16 bits) page ROM (16-word page access)



5.2.4 Page ROM configuration register (PRC)

This register specifies whether page ROM on-page access is enabled or disabled. If on-page access is enabled, the masking address (no comparison is made) out of the addresses (A3 to A6) corresponding to the configuration of the page ROM being connected to and the number of bits that can be read continuously, as well as the number of waits corresponding to the internal system clock, are set.
This register can be read/written in 16-bit units.

Figure 5-5: Page ROM Configuration Register (PRC)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
PRC	0	PRW2	PRW1	PRW0	0	0	0	0	0	0	0	0	MA6	MA5	MA4	MA3	FFFFF49AH	7000H

Bit Position	Bit Name	Function
14 to 12	PRW2 to PRW0	Page-ROM On-page Wait Control Sets the number of waits corresponding to the internal system clock. The number of waits set by this bit are inserted only when on-page. When off-page, the waits set by registers DWC0 and DWC1 are inserted.
3 to 0	MA6 to MA3	Mask Address Each respective address (A6 to A3) corresponding to MA6 to MA3 is masked (masked by 1). The masked address is not subject to comparison during on/off-page judgment. It is set according to the number of continuously readable bits.

PRW2	PRW1	PRW0	Number of Inserted Wait Cycles
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

MA6	MA5	MA4	MA3	Number of Continuously Readable Bits
0	0	0	0	4 words × 16 bits (8 words × 8 bits)
0	0	0	1	8 words × 16 bits (16 words × 8 bits)
0	0	1	1	16 words × 16 bits (32 words × 8 bits)
0	1	1	1	32 words × 16 bits (64 words × 8 bits)
1	1	1	1	64 words × 16 bits (128 words × 8 bits)

Caution: Write to the PRC register after reset, and then do not change the set value. Also, do not access an external memory area other than that for this initialization routine until initial setting of the PRC register is finished. However, it is possible to access external memory areas whose initialization has been finished.

5.2.5 Page ROM access

Figure 5-6: Page ROM Access Timing (1/4)

(a) During read (when half word/word access with 8-bit bus width or when word access with 16-bit bus width)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-6: Page ROM Access Timing (2/4)

(b) During read (when byte access with 8-bit bus width or when byte/half word access with 16-bit bus width)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-6: Page ROM Access Timing (3/4)

(c) During read (address setup wait, idle state insertion) (when half word/word access with 8-bit bus width or when word access with 16-bit bus width)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

Figure 5-6: Page ROM Access Timing (4/4)

(d) During read (address setup wait, idle state insertion) (when byte access with 8-bit bus width or when byte/half word access with 16-bit bus width)



Remarks: **1.** The circles ❍ indicate the sampling timing.
2. The broken line indicates the high-impedance state.
3. CSn = CS2 to CS4

[MEMO]

Chapter 6 Interrupt/Exception Processing Function

The V850E/ VANStorm is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 51 interrupt requests.
An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution. Generally, an exception takes precedence over an interrupt.
The V850E/ VANStorm can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).
Eight levels of software-programmable priorities can be specified for each interrupt request. Interrupt servicing starts after no fewer than 11 system clocks (550 ns @ f_{CPU} = 20 MHz) following the generation of an interrupt request.

6.1 Features

- **Interrupts**
  - Non-maskable interrupts: 2 source
  - Maskable interrupts: 49 sources
  - 8 levels of programmable priorities (maskable interrupts)
  - Multiple interrupt control according to priority
  - Masks can be specified for each maskable interrupt request.
  - Noise elimination**Note**, edge detection, and valid edge specification for external interrupt request signals.

Note: In case of external interrupt, however, a duration of two or more system clock is required to reject noise. For details refer to Chapter 6.4 “Noise Elimination Circuit” on page 189.

- **Exceptions**
  - Software exceptions: 32 sources
  - Exception traps: 2 sources (illegal opcode exception and debug trap)

Interrupt/exception sources are listed in Table 6-1.

Table 6-1: Interrupt/Exception Source List (Sheet 1 of 3)

Type	Classification	Interrupt/Exception Source				Default Priority	Exception Code	Handler Address	Restored PC
		Name	Controlling Register	Generating Source	Generating Unit				
Reset	Interrupt	RESET	–	$\overline{\text{RESET}}$ input	Pin	–	0000H	00000000H	Undefined
Non-maskable	Interrupt Exception	NMIVC	–	VCMPOUT / NMI Input	Voltage comparator / NMI Pin	–	0010H	00000010H	nextPC
Software exception		TRAP0n[Note]	–	TRAP instruction	–	–	004nH[Note]	00000040H	nextPC
	Exception	TRAP1n[Note]	–	TRAP instruction	–	–	005nH[Note]	00000050H	nextPC
Exception trap	Exception	ILGOP/ DBTRAP	–	Illegal opcode/ DBTRAP instruction	–	–	0060H	00000060H	nextPC
Maskable	Interrupt	CINTLPOW	PIC0	Low Power	Voltage Comparator	0	0080H	00000080H	nextPC
	Interrupt	AD/INTDET	PIC1	Power Fail	A/D con-verter	1	0090H	00000090H	nextPC
	Interrupt	INTWT	PIC2	Real Time Clock Divider Tick	Watch timer	2	00A0H	000000A0H	nextPC
	Interrupt	TINTCMD0	PIC3	Compare Match	Timer D0	3	00B0H	000000B0H	nextPC
	Interrupt	TINTCMD1	PIC4	Compare Match	Timer D1	4	00C0H	000000C0H	nextPC
	Interrupt	INTWTI	PIC5	interval Timer	Watch Timer	5	00D0H	000000D0H	nextPC
	Interrupt	INT0	PIC6	INTP0 input	Pin	6	00E0H	000000E0H	nextPC
	Interrupt	INT1	PIC7	INTP1 input	Pin	7	00F0H	000000F0H	nextPC
	Interrupt	INT2	PIC8	INTP2 input	Pin	8	0100H	00000100H	nextPC
	Interrupt	TINTOVE00	PIC9	Time base Overflow	Timer E0	9	0110H	00000110H	nextPC
	Interrupt	TINTOVE10	PIC10	Time base Overflow	Timer E0	10	0120H	00000120H	nextPC
	Interrupt	TINTCCE00/ INTPE00	PIC11	CC coincidence / Pin	TimerE0/ INTPE00	11	0130H	00000130H	nextPC
	Interrupt	TINTCCE10/ INTPE10	PIC12	CC coincidence / Pin	TimerE0/ INTPE10	12	0140H	00000140H	nextPC
	Interrupt	TINTCCE20/ INTPE20	PIC13	CC coincidence / Pin	TimerE0/ INTPE20	13	0150H	00000150H	nextPC
	Interrupt	TINTCCE30/ INTPE30	PIC14	CC coincidence / Pin	TimerE0/ INTPE30	14	0160H	00000160H	nextPC
	Interrupt	TINTCCE40/ INTPE40	PIC15	CC coincidence / Pin	TimerE0/ INTPE40	15	0170H	00000170H	nextPC
	Interrupt	TINTCCE50/ INTPE50	PIC16	CC coincidence / Pin	TimerE0/ INTPE50	16	0180H	00000180H	nextPC
	Interrupt	TINTOVE01	PIC17	Time base Overflow	Timer E1	17	0190H	00000190H	nextPC
	Interrupt	TINTOVE11	PIC18	Time base Overflow	Timer E1	18	01A0H	000001A0H	nextPC
	Interrupt	TINTCCE01/ INTPE01	PIC19	CC coincidence / Pin	TimerE1/ INTPE01	19	01B0H	000001B0H	nextPC
	Interrupt	TINTCCE11/ INTPE11	PIC20	CC coincidence / Pin	TimerE1/ INTPE11	20	01C0H	000001C0H	nextPC
	Interrupt	TINTCCE21/ INTPE21	PIC21	CC coincidence / Pin	TimerE1/ INTPE21	21	01D0H	000001D0H	nextPC
	Interrupt	TINTCCE31/ INTPE31	PIC22	CC coincidence / Pin	TimerE1/ INTPE31	22	01E0H	000001E0H	nextPC

Table 6-1: Interrupt/Exception Source List (Sheet 2 of 3)

Type	Classification	Interrupt/Exception Source				Default Priority	Exception Code	Handler Address	Restored PC
		Name	Controlling Register	Generating Source	Generating Unit				
Maskable	Interrupt	TINTCCE41/ INTPE41	PIC23	CC coincidence / Pin	TimerE1/ INTPE41	23	01F0H	000001F0H	nextPC
	Interrupt	TINTCCE51/ INTPE51	PIC24	CC coincidence / Pin	TimerE1/ INTPE51	24	0200H	00000200H	nextPC
	Interrupt	TINTOVE02	PIC25	Time base Overflow	Timer E2	25	0210H	00000210H	nextPC
	Interrupt	TINTOVE12	PIC26	Time base Overflow	Timer E2	26	0220H	00000220H	nextPC
	Interrupt	TINTCCE02/ INTPE02	PIC27	CC coincidence / Pin	TimerE2/ INTPE02	27	0230H	00000230H	nextPC
	Interrupt	TINTCCE12/ INTPE12	PIC28	CC coincidence / Pin	TimerE2/ INTPE12	28	0240H	00000240H	nextPC
	Interrupt	TINTCCE22/ INTPE22	PIC29	CC coincidence / Pin	TimerE2/ INTPE22	29	0250H	00000250H	nextPC
	Interrupt	TINTCCE32/ INTPE32	PIC30	CC coincidence / Pin	TimerE2/ INTPE32	30	0260H	00000260H	nextPC
	Interrupt	TINTCCE42/ INTPE42	PIC31	CC coincidence / Pin	TimerE2/ INTPE42	31	0270H	00000270H	nextPC
	Interrupt	TINTCCE52/ INTPE52	PIC32	CC coincidence / Pin	TimerE2/ INTPE52	32	0280H	00000280H	nextPC
	Interrupt	INTAD	PIC33	AD conversion end	A/D	33	0290H	00000290H	nextPC
	Interrupt	INTMAC	PIC34	MAC interrupt CGINTP 1-2	FCAN	34	02A0H	000002A0H	nextPC
	Interrupt	Reserved	PIC35		reserved	35	02B0H	000002B0H	nextPC
	Interrupt	CAN1REC	PIC36	CAN1 receive interrupt pending	FCAN1	36	02C0H	000002C0H	nextPC
	Interrupt	CAN1TRX	PIC37	CAN1 transmit interrupt pending	FCAN1	37	02D0H	000002D0H	nextPC
	Interrupt	CAN1ERR	PIC38	CAN1 error interrupt pending	FCAN1	38	02E0H	000002E0H	nextPC
	Interrupt	Reserved	PIC39		reserved	39	02F0H	000002F0H	nextPC
	Interrupt	Reserved	PIC40		reserved	40	0300H	00000300H	nextPC
	Interrupt	Reserved	PIC41		reserved	41	0310H	00000310H	nextPC
	Interrupt	Reserved	PIC42		reserved	42	0320H	00000320H	nextPC
	Interrupt	Reserved	PIC43		reserved	43	0330H	00000330H	nextPC
	Interrupt	Reserved	PIC44		reserved	44	0340H	00000340H	nextPC
	Interrupt	INTCSI0	PIC45	CSI0 transmission/ reception complete	CSI0	45	0350H	00000350H	nextPC
	Interrupt	INTCSI1	PIC46	CSI1 transmission / reception complete	CSI1	46	0360H	00000360H	nextPC
	Interrupt	INTSER0	PIC47	UART0 reception error	UART0	47	0370H	00000370H	nextPC
	Interrupt	INTSR0	PIC48	UART0 reception completion	UART0	48	0380H	00000380H	nextPC
	Interrupt	INTST0	PIC49	UART0 transmission completion	UART0	49	0390H	00000390H	nextPC
	Interrupt	Reserved	PIC50		reserved	50	03A0H	000003A0H	nextPC
	Interrupt	Reserved	PIC51		reserved	51	03B0H	000003B0H	nextPC

Table 6-1: Interrupt/Exception Source List (Sheet 3 of 3)

Type	Classification	Interrupt/Exception Source				Default Priority	Exception Code	Handler Address	Restored PC
		Name	Controlling Register	Generating Source	Generating Unit				
Maskable	Interrupt	Reserved	PIC52		reserved	52	03C0H	000003C0H	nextPC
	Interrupt	INTSER1	PIC53	UART1 reception error	UART1	53	03D0H	000003D0H	nextPC
	Interrupt	INTSR1	PIC54	UART1 reception completion	UART1	54	03E0H	000003E0H	nextPC
	Interrupt	INTST1	PIC55	UART1 transmission completion	UART1	55	03F0H	000003F0H	nextPC
	Interrupt	Reserved	PIC56		reserved	56	0400H	00000400H	nextPC
	Interrupt	Reserved	PIC57		reserved	57	0410H	00000410H	nextPC
	Interrupt	Reserved	PIC58		reserved	58	0420H	00000420H	nextPC
	Interrupt	Reserved	PIC59		reserved	59	0430H	00000430H	nextPC
	Interrupt	Reserved	PIC60		reserved	60	0440H	00000440H	nextPC
	Interrupt	INTFVAN0	PIC61	FVAN event	FVAN0	61	0450H	00000450H	nextPC
	Interrupt	INTFVAN1	PIC62	FVAN event	FVAN1	62	0460H	00000460H	nextPC
	Interrupt	Reserved	PIC63	reserved	reserved	63	0470H	00000470H	nextPC

Note: n = 0 to FH

Remarks:
1. Default priority: The priority order when two or more maskable interrupt requests are generated at the same time. The highest priority is 0.
2. Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during division (DIV, DIVH, DIVU, DIVHU) instruction execution is the value of the PC of the current instruction (DIV, DIVH, DIVU, DIVHU).
3. nextPC: The PC value that starts the processing following interrupt/exception processing.
4. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).

6.2 Non-Maskable Interrupts

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status.
Non-maskable interrupts of V850E/ VANStorm are available for the following two requests:

- NMI pin input (NMIVC)
- Non-maskable watchdog timer interrupt request (NMIWDT)

When the valid edge specified by bits EDN1, EDN0 of the voltage comparator mode register (VCMPM) is detected on the NMI pin, or the comparator output, depending on the NSOCE bit of voltage comparator mode register (VCMPM), the interrupt occurs.
The watchdog timer interrupt request (NMIWDT) is only effective as non-maskable interrupt if the WDTM bit of the watchdog timer mode register (WDTM) is set 0.
If multiple non-maskable interrupts are generated at the same time, the highest priority servicing is executed according to the following priority order (the lower priority interrupt is ignored):

NMIWDT > NMIVC

Note that if an NMIVC or NMIWDT request is generated while NMIVC is being serviced, the service is executed as follows.

(1) If an NMIVC is generated while NMIVC is being serviced

The new NMIVC request is held pending regardless of the value of the PSW.NP bit. The pending NMIVC request is acknowledged after servicing of the current NMIVC request has finished (after execution of the RETI instruction).

(2) If an NMIWDT request is generated while NMIVC is being serviced

If the PSW.NP bit remains set (1) while NMIVC is being serviced, the new NMIWDT request is held pending. The pending NMIWDT request is acknowledge after servicing of the current NMIVC request has finished (after execution of the RETI instruction).
If the PSW.NP bit is cleared (0) while NMIVC is being serviced, the newly generated NMIWDT request is executed (NMIVC servicing is halted).

Remark: PSW.NP: The NP bit of the PSW register.

Cautions: 1. Although the values of the PC and PSW are saved to an NMI status save register (FEPC, FEPSW) when a non-maskable interrupt request is generated, only the NMIVC can be restored by the RETI instruction at this time. Because NMIWDT cannot be restored by the RETI instruction, the system must be reset after servicing this interrupt.

2. If PSW.NP is cleared to 0 by the LDSR instruction during non-maskable interrupt servicing, a NMIVC interrupt afterwards cannot be acknowledged correctly.

6.2.1 Operation

If a non-maskable interrupt is generated, the CPU performs the following processing, and transfers control to the handler routine:

(1) Saves the restored PC to FEPC.
(2) Saves the current PSW to FEPSW.
(3) Writes exception code to the higher halfword (FECC) of ECR.
(4) Sets the NP and ID bits of the PSW and clears the EP bit.
(5) Sets the handler address corresponding to the non-maskable interrupt to the PC, and transfers control.

The processing configuration of a non-maskable interrupt is shown in Figure 6-1.

Figure 6-1: Processing Configuration of Non-Maskable Interrupt



Figure 6-2: Acknowledging Non-Maskable Interrupt Request

(a) If a new NMIVC request is generated while an NMIVC service program is being executed



(b) If a new NMIVC request is generated twice while an NMIVC service program is being executed



Figure 6-3: Example of Non-Maskable Interrupt Request Acknowledgement Operation (1/2)

(a) Multiple NMI requests generated at the same time



Figure 6-3: Example of Non-Maskable Interrupt Request Acknowledgement Operation (2/2)

(b) NMI request generated during NMI servicing

<table>
<tr><th rowspan="2">NMI being serviced</th><th colspan="2">NMI request generated during NMI servicing</th></tr>
<tr><th>NMIVC</th><th>NMIWD</th></tr>
<tr><td>NMIVC</td><td>• NMIVC request generated during NMIVC servicing
 
</td><td>• NMIWD request generated during NMIVC servicing (NP = 1 retained before NMIWD request)
 

• NMIWD request generated during NMIVC servicing (NP = 0 set before NMIWD request)
 

• NMIWD request generated during NMIVC servicing (NP = 0 set after NMIWD request)
 
</td></tr>
<tr><td>NMIWD</td><td>• NMIVC request generated during NMIWD servicing
 
</td><td>• NMIWD request generated during NMIWD servicing
 
</td></tr>
</table>

6.2.2 Restore

(1) NMIVC

Execution is restored from the non-maskable interrupt (NMIVC) processing by the RETI instruction. When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

<1>Restores the values of the PC and the PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.

<2>Transfers control back to the address of the restored PC and PSW.

Figure 6-4 illustrates how the RETI instruction is processed.

Figure 6-4: RETI Instruction Processing



Caution: When the PSW.EP bit and PSW.NP bit are changed by the LDSR instruction during non-maskable interrupt processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 1 using the LDSR instruction immediately before the RETI instruction.

Remark: The solid line indicates the CPU processing flow.

(2) NMIWDT

Restoring by RETI instruction is not possible. Perform a system reset after interrupt servicing.

6.2.3 Non-maskable interrupt status flag (NP)

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) processing is under execution.
This flag is set when an NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.

Figure 6-5: Non-maskable Interrupt Status Flag (NP)



Bit Position	Bit Name	Function
7	NP	Indicates whether NMI interrupt processing is in progress. 0: No NMI interrupt processing 1: NMI interrupt currently being processed

6.2.4 Edge detection function

The behaviour of the non-maskable-interrupt (NMIVC) can be specified by the voltage comparator mode register. The valid edge of the external NMI pin input can be specified by the EDN1, EDN0 bits, whereas the source has to be selected by the NSOCE bit.
The register can be read/written in 8-bit or 1.bit units.

Figure 6-6: Voltage Comparator Mode Register (VCMPM)

	7	6	5	4	3	2	1	0	Address	Initial value
VCMPM	VCEN	NSOCE	EFBK	0	EDN1	EDN0	EDM1	EDM0	FFFFF860H	00H

Bit Position	Bit Name	Function
7	VCEN	Enables the voltage comparator.
6	NSOCE	Specifies the NMI source. 0: NMI pin 1: Comparator output
5	EFBK	Enables comparator feedback.
3, 2	EDN1, EDN0	Specifies the NMI pin's valid edge.
1, 0	EDM1, EDM0	Specifies the valid edge for maskable comparator interrupt.

EDN1	EDN0	Operation
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both, falling and rising edges

EDM1	EDM0	Operation
0	0	No edge detection
0	1	Rising edge
1	0	Falling edge
1	1	Both, falling and rising edges

6.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850E/ VANStorm has 49 maskable interrupt sources.
If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).
When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.
When the EI instruction is executed in an interrupt processing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.
However, if multiple interrupts are executed, the following processing is necessary.

(1) Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
(2) Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in (1).

6.3.1 Operation

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine:

(1) Saves the restored PC to EIPC.
(2) Saves the current PSW to EIPSW.
(3) Writes an exception code to the lower halfword of ECR (EICC).
(4) Sets the ID bit of the PSW and clears the EP bit.
(5) Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The processing configuration of a maskable interrupt is shown in Figure 6-7.

Figure 6-7: Maskable Interrupt Processing



Note: For the ISPR register, see Chapter **6.3.6 In-service priority register (ISPR)**.

An INT input masked by the interrupt controllers and an INT input that occurs while another interrupt is being processed (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the interrupt controller. In such case, if the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 as set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt processing.

6.3.2 Restore

Recovery from maskable interrupt processing is carried out by the RETI instruction.
When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

(1) Restores the values of the PC and the PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
(2) Transfers control to the address of the restored PC and PSW.

Figure 6-8 illustrates the processing of the RETI instruction.

Figure 6-8: RETI Instruction Processing



Note: For the ISPR register, see Chapter **6.3.6 In-service priority register (ISPR)**.

Caution: When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during maskable interrupt processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 0 and PSW.NP back to 0 using the LDSR instruction immediately before the RETI instruction.

Remark: The solid lines show the CPU processing flow.

6.3.3 Priorities of maskable interrupts

The V850E/ VANStorm provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.
There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to **Table 6-1: Interrupt/Exception Source List (Sheet 1 of 3)**. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.
Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.

Figure 6-9: Example of Processing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Processed (1/2)



Caution: The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

Remarks: 1. a to u in the figure are the temporary names of interrupt requests shown for the sake of explanation.

2. The default priority in the figure indicates the relative priority between two interrupt requests.

Figure 6-9: Example of Processing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Processed (2/2)



Caution: The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

Figure 6-10: Example of Processing Interrupt Requests Simultaneously Generated



Caution: The values of the EIPC and EIPSW registers must be saved before executing multiple interrupts. When returning from multiple interrupt servicing, restore the values of EIPC and EIPSW after executing the DI instruction.

6.3.4 Interrupt control register (PICn)

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.
This register can be read/written in 8-bit or 1-bit units.

Figure 6-11: Interrupt Control Register (PICn)

	7	6	5	4	3	2	1	0	Address	Initial value
PICn	PIFn	PMKn	0	0	0	PPRn2	PPRn1	PPRn0	FFFFF110H to FFFF18EH	47H

Bit Position	Bit Name	Function
7	PIFn	This is an interrupt request flag. 0: Interrupt request not issued 1: Interrupt request issued The flag xxIFn is reset automatically by the hardware if an interrupt request is acknowledged.
6	PMKn	This is an interrupt mask flag. 0: Enables interrupt processing 1: Disables interrupt processing (pending)
2 to 0	PPRn2 to PPRn0	8 levels of priority order are specified for each interrupt.

PPRn2	PPRn1	PPRn0	Interrupt Priority Specification Bit
0	0	0	Specifies level 0 (highest)
0	0	1	Specifies level 1
0	1	0	Specifies level 2
0	1	1	Specifies level 3
1	0	0	Specifies level 4
1	0	1	Specifies level 5
1	1	0	Specifies level 6
1	1	1	Specifies level 7 (lowest)

Remarks: **1.** n = 0 to 63
2. n: Peripheral unit number (Refer to **Table 6-2**).

The address and bit of each interrupt control register are shown in the following Table 6-2.

Table 6-2: Addresses and Bits of Interrupt Control Registers (Sheet 1 of 2)

Address	Register	Bit							
		7	6	5	4	3	2	1	0
FFFFF110H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF112H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF114H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF116H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF118H	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF11AH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF11CH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF11EH	PIC7	PIF7	PMK7	0	0	0	PPR72	PPR71	PPR70
FFFFF120H	PIC8	PIF8	PMK8	0	0	0	PPR82	PPR81	PPR80
FFFFF122H	PIC9	PIF9	PMK9	0	0	0	PPR92	PPR91	PPR90
FFFFF124H	PIC10	PIF10	PMK10	0	0	0	PPR102	PPR101	PPR100
FFFFF126H	PIC11	PIF11	PMK11	0	0	0	PPR112	PPR111	PPR110
FFFFF128H	PIC12	PIF12	PMK12	0	0	0	PPR122	PPR121	PPR120
FFFFF12AH	PIC13	PIF13	PMK13	0	0	0	PPR132	PPR131	PPR130
FFFFF12CH	PIC14	PIF14	PMK14	0	0	0	PPR142	PPR141	PPR140
FFFFF12EH	PIC15	PIF15	PMK15	0	0	0	PPR152	PPR151	PPR150
FFFFF130H	PIC16	PIF16	PMK16	0	0	0	PPR162	PPR161	PPR160
FFFFF132H	PIC17	PIF17	PMK17	0	0	0	PPR172	PPR171	PPR170
FFFFF134H	PIC18	PIF18	PMK18	0	0	0	PPR182	PPR181	PPR180
FFFFF136H	PIC19	PIF19	PMK19	0	0	0	PPR192	PPR191	PPR190
FFFFF138H	PIC20	PIF20	PMK20	0	0	0	PPR202	PPR201	PPR100
FFFFF13AH	PIC21	PIF21	PMK21	0	0	0	PPR212	PPR11	PPR110
FFFFF13CH	PIC22	PIF22	PMK22	0	0	0	PPR222	PPR221	PPR220
FFFFF13EH	PIC23	PIF23	PMK23	0	0	0	PPR232	PPR231	PPR230
FFFFF140H	PIC24	PIF24	PMK24	0	0	0	PPR242	PPR241	PPR240
FFFFF142H	PIC25	PIF25	PMK25	0	0	0	PPR252	PPR251	PPR250
FFFFF144H	PIC26	PIF26	PMK26	0	0	0	PPR262	PPR261	PPR260
FFFFF146H	PIC27	PIF27	PMK27	0	0	0	PPR272	PPR271	PPR270
FFFFF148H	PIC28	PIF28	PMK28	0	0	0	PPR282	PPR281	PPR280
FFFFF14AH	PIC29	PIF29	PMK29	0	0	0	PPR292	PPR291	PPR290
FFFFF14CH	PIC30	PIF30	PMK30	0	0	0	PPR302	PPR301	PPR300
FFFFF14EH	PIC31	PIF31	PMK31	0	0	0	PPR312	PPR311	PPR310
FFFFF150H	PIC32	PIF32	PMK32	0	0	0	PPR322	PPR321	PPR320
FFFFF152H	PIC33	PIF33	PMK33	0	0	0	PPR332	PPR331	PPR330
FFFFF154H	PIC34	PIF34	PMK34	0	0	0	PPR342	PPR341	PPR340
FFFFF156H	PIC35	0	1	0	0	0	1	1	1
FFFFF158H	PIC36	PIF36	PMK36	0	0	0	PPR362	PPR361	PPR360
FFFFF15AH	PIC37	PIF37	PMK37	0	0	0	PPR372	PPR371	PPR370
FFFFF15CH	PIC38	PIF38	PMK38	0	0	0	PPR382	PPR381	PPR380
FFFFF15EH	PIC39	0	1	0	0	0	1	1	1
FFFFF160H	PIC40	0	1	0	0	0	1	1	1
FFFFF162H	PIC41	0	1	0	0	0	1	1	1
FFFFF164H	PIC42	0	1	0	0	0	1	1	1

Table 6-2: Addresses and Bits of Interrupt Control Registers (Sheet 2 of 2)

Address	Register	Bit							
		7	6	5	4	3	2	1	0
FFFFF166H	PIC43	0	1	0	0	0	1	1	1
FFFFF168H	PIC44	0	1	0	0	0	1	1	1
FFFFF16AH	PIC45	PIF45	PMK45	0	0	0	PPR452	PPR451	PPR450
FFFFF16CH	PIC46	PIF46	PMK46	0	0	0	PPR462	PPR461	PPR460
FFFFF16EH	PIC47	PIF47	PMK47	0	0	0	PPR472	PPR471	PPR470
FFFFF170H	PIC48	PIF48	PMK48	0	0	0	PPR482	PPR481	PPR480
FFFFF172H	PIC49	PIF49	PMK49	0	0	0	PPR492	PPR491	PPR490
FFFFF174H	PIC50	0	1	0	0	0	1	1	1
FFFFF176H	PIC51	0	1	0	0	0	1	1	1
FFFFF178H	PIC52	0	1	0	0	0	1	1	1
FFFFF17AH	PIC53	PIF53	PMK53	0	0	0	PPR532	PPR531	PPR530
FFFFF17CH	PIC54	PIF54	PMK54	0	0	0	PPR542	PPR541	PPR540
FFFFF17EH	PIC55	PIF55	PMK55	0	0	0	PPR552	PPR551	PPR550
FFFFF180H	PIC56	0	1	0	0	0	1	1	1
FFFFF182H	PIC57	0	1	0	0	0	1	1	1
FFFFF184H	PIC58	0	1	0	0	0	1	1	1
FFFFF186H	PIC59	0	1	0	0	0	1	1	1
FFFFF188H	PIC60	0	1	0	0	0	1	1	1
FFFFF18AH	PIC61	PIF61	PMK61	0	0	0	PPR612	PPR611	PPR610
FFFFF18CH	PIC62	PIF62	PMK62	0	0	0	PPR622	PPR621	PPR620
FFFFF18EH	PIC63	0	1	0	0	0	1	1	1

Remark: For the interrupt source to the respective controll registers PICn (n=0 to 63) refer to Table 6-1, “Interrupt/Exception Source List (Sheet 1 of 3),” on page 166.

6.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask state for the maskable interrupts.
The PMKn bit of the IMR0 to IMR3 registers is equivalent to the PMKn bit of the PICn register.
IMRm registers can be read/written in 16-bit units (m = 0 to 3).
When the IMRm register is divided into two registers: higher 8 bits (IMRmH register) and lower 8 bits (IMRmL register), these registers can be read/written in 8-bit or 1-bit units (m = 0 to 3).
The address of the lower 8-bit register IMRmL is equal to that of the 16-bit IMRm register, and the higher 8-bit register IMRmH can be accessed on the following address (address(IMRm) + 1).

Figure 6-12: Interrupt Mask Registers 0 to 3 (IMR0 to IMR3)

	15	14	13	12	11	10	9	8	Address	Initial value
IMR0	PMK15	PMK14	PMK13	PMK12	PMK11	PMK10	PMK9	PMK8	FFFFF100H	FFFFH
	7	6	5	4	3	2	1	0		
	PMK7	PMK6	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0		

	15	14	13	12	11	10	9	8	Address	Initial value
IMR1	PMK31	PMK30	PMK29	PMK28	PMK27	PMK26	PMK25	PMK24	FFFFF102H	FFFFH
	7	6	5	4	3	2	1	0		
	PMK23	PMK22	PMK21	PMK20	PMK19	PMK18	PMK17	PMK16		

	15	14	13	12	11	10	9	8	Address	Initial value
IMR2	PMK47	PMK46	PMK45	1	1	1	1	1	FFFFF104H	FFFFH
	7	6	5	4	3	2	1	0		
	1	PMK38	PMK37	PMK36	1	PMK34	PMK33	PMK32		

	15	14	13	12	11	10	9	8	Address	Initial value
IMR3	1	PMK62	PMK61	1	1	1	1	1	FFFFF106H	FFFFH
	7	6	5	4	3	2	1	0		
	PMK55	PMK54	PMK53	1	1	1	PMK49	PMK48		

Bit Position	Bit Name	Function
15 to 0	PMKn	Interrupt mask flag. 0: Interrupt servicing enabled 1: Interrupt servicing disabled (pending)

Remark: n:Peripheral unit number (Refer to **Table 6-2**).

6.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set to 1 and remains set while the interrupt is serviced.
When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.
This register is read-only in 8-bit or 1-bit units.

Figure 6-13: In-Service Priority Register (ISPR)

	7	6	5	4	3	2	1	0	Address	Initial value
ISPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0	FFFFF1FAH	00H

Bit Position	Bit Name	Function
7 to 0	ISPR7 to ISPR0	Indicates priority of interrupt currently acknowledged 0: Interrupt request with priority n not acknowledged 1: Interrupt request with priority n acknowledged

Remark: n = 0 to 7 (priority level)

6.3.7 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW and this controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt requests.

Figure 6-14: Maskable Interrupt Status Flag (ID)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Initial value
PSW	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	NP	EP	ID	SAT	CY	OV	S	Z	00000020H

Bit Position	Bit Name	Function
5	ID	Indicates whether maskable interrupt processing is enabled or disabled. 0: Maskable interrupt request acknowledgement enabled 1: Maskable interrupt request acknowledgement disabled (pending) This bit is set to 1 by the DI instruction and reset to 0 by the EI instruction. Its value is also modified by the RETI instruction or LDSR instruction when referencing to PSW. Non-maskable interrupt requests and exceptions are acknowledged regardless of this flag. when a maskable interrupt is acknowledged, the ID flag is automatically set to 1 by hardware. The interrupt request generated during the acknowledgement disabled period (ID = 1) is acknowledged when the xxIFn bit of xxICn register is set to 1, and the ID flag is reset to 0.

6.4 Noise Elimination Circuit

V850E/ VANStorm is provided with filter / edge detection circuits for ports 3, 4, 5 and port 6 (3 channels).
The circuit consists from programmable digital filter, analog filter, edge detection and input source selection.

Figure 6-15: Timer E Input Circuit Overview



Remark: m = 0 to 5

Figure 6-16: Port Interrupt Input Circuit Overview



Remark: n = 0 to 2

6.4.1 Analog Filter

The analogue filter consists of a comparator stage, which compares the input pin level against a delayed input pin level. The filter output follows the filter input, if this compare operation matches. The delay stage is set to a **fixed delay** of **50 ns.** The tolerance of this delay is at about **70%**. This defines the filter frequency in a range from **12 MHz** to **67 MHz**.
An edge detection circuitry can detect rising, falling or both edges (selectable).

6.4.2 Digital Filter

Behavioral Description

The digital filter simply samples the input with the ***negative*** clock edge of the f_{CPU} internal system clock. The negative clock edge is used to suppress the sampling of glitches caused by the V850E/ VANStorm hardware and its external circuitry itself (assuming that all outputs from the V850E/ VAN-Storm change their values only on positive edges of the f_{CPU} clock or any derived sub-clock).
The digital filter's behaviour is described as follows:
The digital filter samples the input signal with its f_{CPU} operating frequency (negative clock edge). To recognize a new value for its output, that differs from the current output state, *4* subsequent samples are required, where each sample has read the same new input value.
However, to *accept* an input sample to be relevant for the new value, the level of the detection enable signal has to be high. The detection enable signal is a divided clock derived from the system clock, with frequencies: f_{CPU}, $f_{CPU}/2$, $f_{CPU}/4$.
To *reject* an input sample sequence, only one violation of an input sample against the sequence of equal and accepted input samples is sufficient. Here, the detection enable signal is not relevant.

The following figure illustrates the behaviour of the filter's state machine.

Figure 6-17: Digital Filter State Machine Diagram



6.4.3 Interrupt trigger mode selection

The valid edge of the INTP pins can be selected by program. The edge that can be selected as the valid edge is one of the following.

- Rising edge
- Falling edge
- Both the rising and falling edges

6.4.4 Filter Edge Detect Mode Register (FEM0n to FEM5n) for Timer E Input Pins (n=0 to 2)

This registers are 8-bit register that control the filter function for the input interrupt pins INTPEmn and the Timer E input (TINEmn) (m=0 to 5, n=0 to 2). Additional they define the interrupt source and interrupt edge selection to the dedicated interrupt controller.
They can be read or written in 8- or 1-bit units.

Figure 6-18: Timer E Input Pin Filter Edge Detect Mode Registers (FEM0n to FEM5n) (n=0 to 2) (1/2)

	7	6	5	4	3	2	1	0	Address	Initial value
FEM00	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF880H	00H
FEM01	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF890H	00H
FEM02	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A0H	00H
FEM10	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF881H	00H
FEM11	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF891H	00H
FEM12	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A1H	00H
FEM20	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF882H	00H
FEM21	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF892H	00H
FEM22	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A2H	00H
FEM30	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF883H	00H
FEM31	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF893H	00H
FEM32	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A3H	00H
FEM40	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF884H	00H
FEM41	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF894H	00H
FEM42	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A4H	00H
FEM50	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF885H	00H
FEM51	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF895H	00H
FEM52	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	TMS1	TMS0	FFFFF8A5H	00H

Figure 6-18: Timer E Input Pin Filter Edge Detect Mode Registers (FEM0n to FEM5n) (n=0 to 2) (2/2)

<table>
<tr><th>Bit Name</th><th>Description</th></tr>
<tr><td>DFEN</td><td>Digital filter enable
Selects analog or digital filter for interrupt input.
0: Analog filter
1: Digital filter
Note: Refer to Figure 6-15: “Timer E Input Circuit Overview” on page 189</td></tr>
<tr><td>FSMP1,
FSMP0,</td><td>Filter sampling rate
Selects the sampling clock for the digital filter.
<table>
<tr><th>FSMP1</th><th>FSMP0</th><th>Sampling clock (clock input)</th></tr>
<tr><td>0</td><td>0</td><td>f_{CLK} / 1</td></tr>
<tr><td>0</td><td>1</td><td>f_{CLK} / 2</td></tr>
<tr><td>1</td><td>0</td><td>f_{CLK} / 4</td></tr>
<tr><td>1</td><td>1</td><td>reserved</td></tr>
</table></td></tr>
<tr><td>EDGEM1,
EDGEM0</td><td>Edge selection for INTPEmn to interrupt controller
Selects active edge for interrupt generation.
<table>
<tr><th>EDGEM1</th><th>EDGEM0</th><th>Sampling clock (clock input)</th></tr>
<tr><td>0</td><td>0</td><td>Internal interrupt source direct</td></tr>
<tr><td>0</td><td>1</td><td>Positive edge</td></tr>
<tr><td>1</td><td>0</td><td>Falling edge</td></tr>
<tr><td>1</td><td>1</td><td>Both edges</td></tr>
</table>
Remark: m = 0 to 5, n = 0 to 2</td></tr>
<tr><td>TMS1,
TMS0</td><td>Input mode for function input of Timer E
Selects filter mode for peripheral function input.
<table>
<tr><th>FSMP1</th><th>FSMP0</th><th>Sampling clock (clock input)</th></tr>
<tr><td>0</td><td>0</td><td>Direct port input</td></tr>
<tr><td>0</td><td>1</td><td>Digital filtered input</td></tr>
<tr><td>1</td><td>0</td><td>Reserved</td></tr>
<tr><td>1</td><td>1</td><td>Reserved</td></tr>
</table></td></tr>
</table>

6.4.5 Filter Edge Detect Mode Register (FEM0n to FEM5n) for INT0, INT1 and INT2 Input Pins

This registers are 8-bit register that control the analog or digital filter function for the INT2 to INT0 inputs and the edge selection to the dedicated interrupt controller.
They can be read or written in 8- or 1-bit units.

Figure 6-19: INT0, INT1 and INT2 Input Pin Filter Edge Detect Mode Registers (FEM03 to FEM23)

	7	6	5	4	3	2	1	0	Address	Initial value
FEM03	DFEN	0	FSMP1	FSMP0	EDGEM1	EDGEM0	0	0	FFFFF8B0H	00H
FEM13	DFEN1	0	FSMP1	FSMP0	EDGEM1	EDGEM0	0	0	FFFFF8B1H	00H
FEM23	DFEN2	0	FSMP1	FSMP0	EDGEM1	EDGEM0	0	0	FFFFF8B2H	00H

<table>
<tr><th>Bit Name</th><th>Description</th></tr>
<tr><td>DFEN</td><td>Digital filter enable
Selects analog or digital filter for interrupt input.
0: Analog filter
1: Digital filter
Note: Refer to Figure 6-16: “Port Interrupt Input Circuit Overview” on page 190</td></tr>
<tr><td>FSMP1,
FSMP0,</td><td>Filter sampling rate
Selects the sampling clock for the digital filter.
<table>
<tr><th>FSMP1</th><th>FSMP0</th><th>Sampling clock (clock input)</th></tr>
<tr><td>0</td><td>0</td><td>f_{CLK} / 1</td></tr>
<tr><td>0</td><td>1</td><td>f_{CLK} / 2</td></tr>
<tr><td>1</td><td>0</td><td>f_{CLK} / 4</td></tr>
<tr><td>1</td><td>1</td><td>reserved</td></tr>
</table></td></tr>
<tr><td>EDGEM1,
EDGEM0</td><td>Edge selection for INTn to interrupt controller
Selects active edge for interrupt generation.
<table>
<tr><th>EDGEM1</th><th>EDGEM0</th><th>Sampling clock (clock input)</th></tr>
<tr><td>0</td><td>0</td><td>Internal interrupt source direct</td></tr>
<tr><td>0</td><td>1</td><td>Positive edge</td></tr>
<tr><td>1</td><td>0</td><td>Falling edge</td></tr>
<tr><td>1</td><td>1</td><td>Both edges</td></tr>
<tr><td colspan="3">Remark: n = 0 to 2</td></tr>
</table></td></tr>
</table>

6.5 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

6.5.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine:

(1) Saves the restored PC to EIPC.
(2) Saves the current PSW to EIPSW.
(3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
(4) Sets the EP and ID bits of the PSW.
(5) Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 6-20 illustrates the processing of a software exception.

Figure 6-20: Software Exception Processing



Note: TRAP Instruction Format: TRAP vector (the vector is a value from 0 to 1FH.)

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 0 to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

6.5.2 Restore

Recovery from software exception processing is carried out by the RETI instruction.
By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

(1) Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
(2) Transfers control to the address of the restored PC and PSW.

Figure 6-21 illustrates the processing of the RETI instruction.

Figure 6-21: RETI Instruction Processing



Caution: When the PSW.EP bit and the PSW.NP bit are changed by the LDSR instruction during the software exception processing, in order to restore the PC and PSW correctly during recovery by the RETI instruction, it is necessary to set PSW.EP back to 1 using the LDSR instruction immediately before the RETI instruction.

Remark: The solid lines show the CPU processing flow.

6.5.3 Exception status flag (EP)

The EP flag is bit 6 of PSW, and is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.

Figure 6-22: Exception Status Flag (EP)



Bit Position	Bit Name	Function
6	EP	Shows that exception processing is in progress. 0: Exception processing not in progress. 1: Exception processing in progress.

6.6 Exception Trap

An exception trap is an interrupt that is requested when an illegal execution of an instruction takes place. In the V850E/ VANStorm, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

6.6.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.



Remark: ×: Arbitrary

(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine:

(1) Saves the restored PC to DBPC.
(2) Saves the current PSW to DBPSW.
(3) Sets the NP, EP, and ID bits of the PSW.
(4) Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 6-23 illustrates the processing of the exception trap.

Figure 6-23: Exception Trap Processing



(2) Restore

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

(1) Loads the restored PC and PSW from DBPC and DBPSW.
(2) Transfers control to the address indicated by the restored PC and PSW.

Figure 6-24 illustrates the restore processing from an exception trap.

Figure 6-24: Restore Processing from Exception Trap



6.6.2 Debug trap

The debug trap is an exception that can be acknowledged every time and is generated by execution of the DBTRAP instruction.
When the debug trap is generated, the CPU performs the following processing.

(1) Operation

When the debug trap is generated, the CPU performs the following processing, transfers control to the debug monitor routine, and shifts to debug mode.

(1) Saves the restored PC to DBPC.
(2) Saves the current PSW to DBPSW.
(3) Sets the NP, EP and ID bits of the PSW.
(4) Sets the handler address (00000060H) corresponding to the debug trap to the PC and transfers control.

Figure 6-25 illustrates the processing of the debug trap.

Figure 6-25: Debug Trap Processing



(2) Restore

Recovery from a debug trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

(1) Loads the restored PC and PSW from DBPC and DBPSW.
(2) Transfers control to the address indicated by the restored PC and PSW.

Figure 6-26 illustrates the restore processing from a debug trap.

Figure 6-26: Restore Processing from Debug Trap



6.7 Multiple Interrupt Processing Control

Multiple interrupt processing control is a process by which an interrupt request that is currently being processed can be interrupted during processing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is received and processed first.
If there is an interrupt request with a lower priority level than the interrupt request currently being processed, that interrupt request is held pending.
Maskable interrupt multiple processing control is executed when an interrupt has an enable status (ID = 0). Thus, if multiple interrupts are executed, it is necessary to have an interrupt enable status (ID = 0) even for an interrupt processing routine.
If a maskable interrupt enable or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.
This is accomplished by the following procedure.

(1) Acknowledgment of maskable interrupts in service program

Service program of maskable interrupt or exception

```
...
...
• EIPC saved to memory or register
• EIPSW saved to memory or register
• EI instruction (interrupt acknowledgment enabled)
...
...                                   ← Maskable interrupt acknowledgment
...
...
• DI instruction (interrupt acknowledgment disabled)
• Saved value restored to EIPSW
• Saved value restored to EIPC
• RETI instruction
```

(2) Generation of exception in service program

Service program of maskable interrupt or exception

... ... • EIPC saved to memory or register • EIPSW saved to memory or register ... • TRAP instruction ... • Saved value restored to EIPSW • Saved value restored to EIPC • RETI instruction	← Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt processing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), but it can be set as desired via software. Setting of the priority order level is done using the PPRn0 to PPRn2 bits of the interrupt control request register (PICn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the PMKn bit and the priority order is set to level 7 by the PPRn0 to PPRn2 bits.

The priority order of maskable interrupts is as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt processing that has been suspended as a result of multiple processing control is resumed after the processing of the higher priority interrupt has been completed and the RETI instruction has been executed.
A pending interrupt request is acknowledged after the current interrupt processing has been completed and the RETI instruction has been executed.

Caution: In a non-maskable interrupt processing routine (time until the RETI instruction is executed), maskable interrupts are suspended and not acknowledged.

6.8 Interrupt Response Time

The following table describes the V850E/ VANStorm interrupt response time (from interrupt generation to start of interrupt processing).

Figure 6-27: Pipeline Operation at Interrupt Request Acknowledgment (Outline)



Remark: INT1 to INT4:Interrupt acknowledgment processing
IFX:Invalid instruction fetch
IDX:Invalid instruction decode

Table 6-3: Interrupt Response Time

Interrupt Response Time (Internal System Clocks)				Condition
Internal Interrupt		External interrupts INTP0 to INTP2, INTPE00 to INTPE52		
Minimum	5	5 + analog delay time	5 + digital noise filter	The following cases are exceptions: • In IDLE/software STOP mode • External bit access • Two or more interrupt request non-sample instructions are executed • Access to interrupt control register
Maximum	11	11 + analog delay time	11 + digital noise filter	

6.9 Periods in Which Interrupts Are Not Acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt non-sample instruction and the next instruction.
The interrupt request non-sampling instructions are as follows.

- EI instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The store instruction for the interrupt control register (PICn), in-service priority register (ISPR), and command register (PRCMD).

Chapter 7 Clock Generator

7.1 Features

- Multiplication function by PLL synthesizer: 4 x multiplication
- Clock sources
  - Oscillation through oscillator connection
  - External clock input
- Power save modes
  - Watch mode
  - HALT mode
  - IDLE mode
  - STOP mode
- low power sub-clock for watch and watchdog to reduce power consumption in watch mode

7.2 Configuration

Figure 7-1: Block Diagram of the Clock Generator



This block diagram does not necessarily show the exact wiring in hardware but the functional structure. For example the CLKSEL pin is not connected to the CV_{DD} of the PLL block but the function is as if.

7.3 Main system clock oscillator

The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator connected to the X1 and X2 pins.

Figure 7-2: Main system clock oscillator



7.4 Control Registers

7.4.1 Clock Control Register (CKC)

This is a 8-bit register that controls the clock management.
Data can be written to it only in a sequence of specific instructions so that its contents are not easily rewritten in case of program hang-up.
This register can be read or written in 8- or 1-bit units.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
CKC	PLLEN	0	TBCS	CESEL	0	0	0	0	FFFFF822H	R/W	00H

Bit name	Function
PLLEN	PLLEN enable bit This bit enables or disables PLL operation. 0: PLL disabled 1: PLL enabled **Remark:** PLL is enabled when “1” is written to this bit. Passing stabilization time and synchronization stage PLL output is used for system clock.
CESEL	Clock selection bit (X1, X2 pin function) This bit sets PLL for proper operation with resonator or external oscillator. 0: Oscillation enabled for a resonator 1: Oscillation disabled [Note] **Note:** If direct mode is selected by CLKSEL pin = 1, CESEL must be set to “1” by software after reset. **Remark:** If CESEL is set to 1, oscillator stabilization stage will be skipped whenever power save mode is released by any interrupt or NMI request.
TBCS	Time base counter selection This bit sets the clock source for the time base counter which is used to ensure the oscillator stabilization time after software STOP mode has been released by any interrupt or NMI request, and Flash stabilization time after the watch mode has been released. In OSC mode (CESEL = 0): TBCS / fxx = 4 MHz / fxx = 5 MHz 0 / 12.5 ms / 10 ms 1 / 25 ms / 20 ms In direct mode (CESEL = 1): TBCS / fxx = 4 MHz / fxx = 5 MHz 0 / 1.25 ms / 1 ms 1 / 2.5 ms / 2 ms fxx: external oscillator frequency (clocking frequency / 2) **Remark:** If CESEL is set to 1, oscillator stabilization stage will be skipped whenever power save mode is released by any interrupt or NMI request.

Caution: Data is set to the registers by the following sequence:

1. **Write the set data to the command register (PHCMD) (see Chapter 3.5 “Specific Registers” on page 113)**
2. **Write the set data to the destination register (CKC)**

To write data to the CKC register, use the store instruction (ST/SST) and bit manipulation instruction (SET1/CLR1/NOT1).
The contents of this register can be read in the normal sequence.

(1) Start-up after any Power-Save Mode condition recommendation

It is recommended to proceed in the following way when performing power-save functions:

1. Switch off the PLL (PLLEN bit of CKC)
2. Wait for "PLL switch off status" by reading VBSTAT bit in PSTAT register.
3. Enter the desired power-save function
4. (Processor waits on a start-up condition)
5. (Condition fulfilled: Processor wakes up)
6. Let the processor execute at least 5 NOP instructions
7. Let the processor run in a loop that causes a wait for at least 20 Microseconds
8. Switch on the PLL, if desired (PLLEN bit of CKC)
9. Continue with normal operation

7.4.2 PLL Status Register (PSTAT)

This is an 8-bit register that indicates PLL status.
This register can be read in 8- or 1-bit units.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PSTAT	VBSTAT	0	0	0	0	0	0	0	FFFFF824H	R	xxH

Bit name	Function
VBSTAT	VBCLOCK status 0: PLL clock is not used for f_{CPU} (system clock) 1: PLL clock is used for f_{CPU} (system clock)

7.4.3 Clock select pin

Two basic operating modes are provided: OSC mode and direct mode. The operating mode is selected by specifying the CLKSEL pin.

Table 7-1: PLL mode / direct mode

CLKSEL	Description
0	Normal mode using a resonator (crystal or ceramic)
1	Direct clock input from CLOCKIN **Note**

Note: If direct mode is selected by CLKSEL pin = 1, CESEL must be set to “1” by software after reset.

The CLKSEL pin level should be fixed according to the application system. Switching this pin during operation may cause malfunction.
In OSC mode, the external signal supplied by a connected resonator is used to generate the system clock that can be multiplied by the PLL synthesizer by setting the PLLEN bit. The input signal from an external resonator is recommended to range from 4 MHz to 5 MHz, and the PLL synthesizer multiplies the source clock signal by 4. Therefore, a system clock of up to approximately 20 MHz is available as shown below, which is suitable for application systems requiring low noise and low power consumption.

(1) Available clock frequencies in the OSC mode

Table 7-2: Relation system clock to resonator frequency

System clock frequency (f_{CPU}) PLL On	System clock frequency (f_{CPU}) PLL Off	Frequency of external resonator (f_{XX})
20.000 MHz	5.0000 MHz	5.0000 MHz
16.000 MHz	4.0000 MHz	4.0000 MHz

In direct mode, an external clock whose frequency is twice the required system clock frequency should be connected in the same way as conventional types. In this mode, the OSC and the PLL synthesizer do not operate. Therefore, less power is consumed than in other modes. Consequently, this product is suitable for application systems that do not require very high frequency operation. To reduce noise most efficiently, the frequency of the externally supplied clock by CLKIN pin is recommended to be set up to 40 MHz (when system clock f_{CPU} = 20 MHz).

(2) Available configurations

Table 7-3: CESEL setting

	CLKSEL = 0	CLKSEL = 1
CESEL = 0	Normal mode using a resonator (crystal or ceramic)	Not used
CESEL = 1	Prohibited	Direct Mode using an external clock**Note**

Note: If direct mode is selected by CLKSEL pin = 1, CESEL must be set to “1” by software after reset.

7.5 Power Saving Functions

7.5.1 General

The device provides the following power saving functions. These modes can be combined and switched to suit the target application, which enables effective implementation of low-power systems.

Table 7-4: Power Saving Modes Overview

Clock Source		Mode	Operation of		Clock Supply to		
			oscillator	PLL	peripherals	CPU	watch
OSC mode	Initial Mode	Normal	❍	–	❍	❍	❍
	PLL enabled	Normal	❍	❍	❍	❍	❍
		watch mode/ IDLE[Note]	❍	–	–	–	❍
		HALT	❍	❍	❍	–	❍
		STOP	–	–	–	–	–
Direct mode		Normal	–	–	❍	❍	❍
		watch mode/ IDLE[Note]	–	–	–	–	❍
		HALT	–	–	❍	–	❍
		STOP	–	–	–	–	–

Remarks: **1.** ❍ Operates
2. – Stopped
3. In addition the comparator circuit needs to be switched off in watch mode and STOP mode to save power consumption.

Note: In IDLE mode flash memory is active, in watch mode the power supply to the flash memory is switched off.

Figure 7-3 shows the operation of the clock generator in normal operation mode, HALT mode, IDLE mode, WATCH mode, and software STOP mode.
An effective low power consumption system can be realized by combining these modes and switching modes according to the required use.

Figure 7-3: Power Save Mode State Transition Diagram



Notes: **1.** Switch off PLL if activated before.
2. Enable PLL if required

The following table shows the supplied operating frequencies of all macros if a 4 MHz crystal is applied to the oscillator circuit or an external clock signal with 16 MHz is applied to the CLOCKIN pin.

Table 7-5: Power Saving Mode Frequencies

Clock Source		Mode	Operation of		Clock Supply to		
			oscillator	PLL	peripherals	CPU	watch/ watchdog prescaler
OSC mode	Initial Status	Normal	❍	–	4 MHz	4 MHz	4 MHz / [2^7, 2^9]
	PLL enabled	Normal	❍	❍	16 MHz	16 MHz	4 MHz / [2^7, 2^9]
		watch mode/ IDLE**Note**	❍	–	–	–	4 MHz / [2^7, 2^9]
		HALT	❍	❍	16 MHz	–	4 MHz / [2^7, 2^9]
		STOP	–	–	–	–	–
Direct mode		Normal	–	–	16 MHz	16 MHz	32 MHz / [2^{10}, 2^{12}]
		watch mode/ IDLE**Note**	–	–	–	–	32 MHz / [2^{10}, 2^{12}]
		HALT	–	–	16 MHz		32 MHz / [2^{10}, 2^{12}]
		STOP	–	–	–	–	–

Note: In IDLE mode flash memory is active, in watch mode the power supply to the flash memory is switched off.

7.5.2 Power Save Modes Outline

VANStorm is provided with the following standby modes: HALT, IDLE, WATCH, and software STOP. Application systems, which are designed so that these modes are switched appropriately according to operation purposes, reduce power consumption efficiently.

(1) HALT mode:

In this mode supply of the operating clock to the CPU is stopped whereby other on-chip peripheral functions continue to operate. Combining this mode with the normal operating mode to provide intermittent operations enables the overall system power consumption to be reduced.
This mode is entered by executing the dedicated instruction (HALT).

(2) IDLE mode:

In this mode the clock generator continues to operate but the supply of internal system clock is stopped so that the overall system stops. As it is not necessary to secure the oscillation stabilization time, it is possible to switch to the normal operating mode quickly in response to a release signal. This mode provides low power consumption, where the power is only consumed from the OSC, Watch/Watchdog circuit and the flash memory.
This mode is entered by setting registers with software.

(3) WATCH mode:

In this mode, the clock generator stop to supply the clock excluding Watch/Watchdog timer unit. The entire system stops. This mode provides ultra-low power consumption, where the power consumed is only from OSC and Watch/ Watchdog circuit.
This mode is entered by setting registers with software.

(4) Software STOP mode:

In this mode, the clock generator is stopped and the entire system stops. This mode provides ultra-low power consumption, where the power consumed is only leakage current.
This mode is entered by setting registers with software.

Remark: In the HALT mode, both the oscillator and the PLL continue to operate depend on PLLEN bit.
By using PLL mode control, PLL is turned off to achieve low power.
However, when the external clock drives this product, the oscillator is stopped. In contrast, the PLL synthesizer stops in the direct mode.

7.5.3 HALT mode

In this mode, the CPU clock is stopped, though the clock generators (oscillator and PLL synthesizer) continue to operate for supplying clock signals to other peripheral function circuits.
Setting the HALT mode when the CPU is idle reduces the total system power consumption.
In the HALT mode, program execution is stopped but the contents of all registers and internal RAM prior are retained as is.
On-chip peripheral hardware irrelevant to the CPU instruction execution also continues to operate. The state of the various hardware units in the HALT mode is tabulated below.

Table 7-6: Operating states in HALT mode

Items	Operation
Clock generator	Operating
Internal system clock	Operating
WT, WDT clock	Operating
CPU	Stopped
I/O line	Unchanged
Peripheral function	Operating
Internal data	Retains all internal data before entering HALT mode, such as CPU registers, status, data, and on-chip RAM.
CLKOUT pin	Clock output (when not inhibited by port setting)
D[15:0], A[23:0], $\overline{RD}$, $\overline{LWR}$/$\overline{UWR}$, CS[2:4], $\overline{WAIT}$	Operates

Remark: Even after the HALT instruction is executed, instruction fetch operations continue until the internal instruction prefetch queue is full. After the queue becomes full, the CPU stops with the items set as tabulated above.

HALT mode release:

The HALT mode can be released by a non-maskable interrupt request, an unmasked maskable interrupt request, or $\overline{\text{RESET}}$ signal input.

(1) Release by interrupt request

The HALT mode is released unconditionally by an unmasked maskable interrupt request regardless of its priority level. However, if the HALT mode is entered during execution of an interrupt handler, the operation differs on interrupt priority levels as follows:

(a) If an interrupt request less prioritized than the currently serviced interrupt request is generated, the HALT mode is released but the interrupt is not acknowledged. The interrupt request itself is retained.

(b) If an interrupt request (including a non-maskable one) prioritized than the currently serviced interrupt request is generated, the interrupt request is acknowledged along with the HALT mode release.

Table 7-7: Operation after HALT mode release by interrupt request

Release cause	EI state	DI state
NMI request	Branches to handler address.	
Maskable interrupt request	Branches to handler address, or executes the next instruction.	Executes the next instruction.

Remark: If HALT mode is entered during execution of a particular interrupt handler and an unmasked interrupt request with a higher priority than the previous one is subsequently generated, the program branches to the vector address for the latter interrupt.

(2) Release by $\overline{\text{RESET}}$ pin input

This operation is the same as normal reset operation.

7.5.4 IDLE Mode

In this mode, the CPU clock is stopped resulting in stop of the entire system, though the clock generators (oscillator and PLL synthesizer) continue to operate.
As it is not necessary to secure the oscillator oscillation stabilization time and the PLL lock-up time, it is possible to quickly switch to the normal operating mode in response to a release cause. The IDLE mode can be entered by configuring the PSM and PSG registers.
In the IDLE mode, program execution is stopped but the contents of all registers and internal RAM prior to entering this mode are retained. On-chip peripheral hardware operation is also stopped.
The state of the various hardware units in the IDLE mode is tabulated below.

Table 7-8: Operating States in IDLE Mode

Items	Operation
Clock generator	Operating
Internal system clock	Stopped
WT, WDT clock	Operating
CPU	Stopped
I/O line	Unchanged
Peripheral function	Stops exclude watch/watchdog
Internal data	Retains all internal data before entering IDLE mode, such as CPU registers, status, data, and on-chip RAM.
D[15:0], A[23:0]	Hi-Z
$\overline{RD}$, $\overline{LWR}$/$\overline{UWR}$, $\overline{CS}$[4:2]	H
CLKOUT	L
$\overline{WAIT}$	Input value is not sampled

IDLE mode release:

Release operation is same as release from HALT mode.
The IDLE mode is released by NMI, a $\overline{RESET}$ signal input, or an unmaskable maskable interrupt request.

(a) Release by Interrupt input:

When the IDLE mode is released, the NMI request is acknowledged.

If the IDLE mode is entered during the execution of NMI handler, the IDLE mode is released but the interrupt is not acknowledged. The interrupt itself is retained.

(b) Release by $\overline{RESET}$ input:

This operation is the same as normal reset operation.

7.5.5 WATCH mode

In this mode f_{CPU} clock is stopped while the oscillator continue to operate to achieve low power, though only oscillator & Watch/watchdog timer continue to operate.
This mode compensates the HALT modes concerning the oscillator stabilization time and power consumption. Only for the Flash memory an additional stabilization time is required.
This mode is entered by configuring the PSM and PSG registers.
In the WATCH mode, program execution is stopped but the contents of all registers and internal RAM prior to entering this mode are retained. On-chip other peripheral hardware operation is also stopped. The state of the various hardware units in the WATCH mode is tabulated below.

Table 7-9: Operating States in WATCH Mode

Items	Operation
Clock generator	Operating
Internal system clock	Stopped
WT, WDT clock	Operating
CPU	Stopped
I/O line	Unchanged
Peripheral function	Stops exclude watch/watchdog
Internal data	Retains all internal data before entering WATCH mode, such as CPU registers, status, data, and on-chip RAM.
D[15:0], A[23:0]	Hi-Z
$\overline{RD}$, $\overline{LWR}$/$\overline{UWR}$, $\overline{CS}$[4:2]	H
CLKOUT	L
$\overline{WAIT}$	Input value is not sampled

Watch mode release:

The WATCH mode can be released by a non-maskable interrupt request, an unmasked maskable interrupt request, or $\overline{\text{RESET}}$ signal input.

(1) Release by interrupt request:

The WATCH mode is released unconditionally by an unmasked maskable interrupt request regardless of its priority level. After 1 ms has passed, CPU starts operation.
However, if the WATCH mode is entered during execution of an interrupt handler, the operation differs on interrupt priority levels as follows:

(a) If an interrupt request less priorities than the currently serviced interrupt request is generated, the WATCH mode is release but the interrupt is not acknowledged. The interrupt request itself is retained.

(b) If an interrupt request (including a non-maskable one) priorities than the currently serviced interrupt request is generated, the interrupt request is acknowledged along with the WATCH mode release.

Table 7-10: Operation after WATCH mode release by interrupt request

Release cause	EI state	DI state
NMI request	Branches to handler address.	
Maskable interrupt request	Branches to handler address, or executes the next instruction.	Executes the next instruction.

Remark: If WATCH mode is entered during execution of a particular interrupt handler and an unmasked interrupt request with a higher priority than the previous one is subsequently generated, the program branches to the vector address for the later interrupt.

(2) When released by $\overline{\text{RESET}}$ input

This operation is the same as normal reset operation. 1 ms Flash charge pump stabilization time must be ensured by reset input.

(3) When released by WATCHDOG TIMER $\overline{\text{RESET}}$ input

After 1 ms has passed, CPU starts operation.

Remark: Before entering the WATCH mode the PLL must be switched off by software. After the WATCH mode has been released the PLL can be switched on again. However, the start-up of the PLL causes always a certain delay of some Milliseconds. During this time, the clock operates, but the CPU operation is suspended due to clock security reasons.
If it is required to have a fast response when waking up from WATCH mode, the PLL should not be re-enabled after waking up, as this causes again the delay. In this case, time-relevant reactions of the CPU should be done first, before re-enabling the PLL.

7.5.6 Software STOP mode

In this mode, the CPU clock is stopped including the clock generators (oscillator and PLL synthesizer), resulting in stop of the entire system for ultra-low power consumption (the only consumed is device leakage current). When this mode is released, the oscillation stabilization time for the oscillator should be secured until the system clock is stabilized. However, when the external clock operates this product, securing the oscillation stabilization time for the oscillator until the system clock is stabilized is unnecessary. In the direct mode as well, the lock-up time does not have to be secured.
This mode is entered by setting the PSM & PSC register.
In this mode, the program execution stops, but the contents of all registers and internal RAM prior to entering this mode are retained. VANStorm peripheral operations are also stopped.
The state of the various hardware units in the software STOP mode is tabulated below.

Table 7-11: Operating States in STOP Mode

Items	Operation
Clock generator	Stopped
Internal system clock	Stopped
WT, WDT clock	Stopped
CPU	Stopped
I/O line **Note**	Unchanged
Peripheral function	Stopped
Internal data **Note**	Retains all previous internal data, such as CPU registers, status, data, and on-chip RAM.
D[15:0], A[23:0]	Hi-Z
$\overline{RD}$, $\overline{LWR}$/$\overline{UWR}$, $\overline{CS}$[4:2]	H
CLKOUT	L
$\overline{WAIT}$	Input value is not sampled

Note: When the V_{DD} value is within the operating range. However, even if V_{DD} falls below the lowest operating voltage, the internal RAM content is retained as long as the data retention voltage V_{DD}DR is maintained.

STOP mode release:

The STOP mode can be released by a non-maskable interrupt request, an unmasked maskable interrupt request, or $\overline{RESET}$ signal input.

7.6 Register Description

7.6.1 Power Save Control Register (PSC)

This is an 8-bit register that controls the power save mode.
Data can be written only in a sequence of specific instructions so that its contents are not easily rewritten in case of program hang-up (refer to Chapter 3.5 “Specific Registers” on page 113).
This register can be read or written in 8- or 1-bit units.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PSC	0**Note**	NMI1M	NMI0M	INTM	0	0	STB	0	FFFFF1FEH	R/W	00H

Bit name	Function
STB	Power save mode specification 0: IDLE, WATCH, STOP mode are released 1: IDLE, WATCH, STOP mode are entered
INTM	Intsignal release mask 0: Release by maskable interrupt 1: Don’t release by maskable interrupt
NMI0M	Intsignal release mask 0: Release by NMIVC 1: Don’t release by NMIVC
NMI1M	Intsignal release mask 0: Release by NMIWDT 1: Don’t release by NMIWDT

Note: If this bit is set to 1, proper operation can not be guaranteed!

Data is set in the power save control register (PSC) according to the following sequence.

<1> Set the power save mode register (PSM) (with the following instructions).

- Store instruction (ST/SST instruction)
- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<2> Prepare data in any one of the general-purpose registers to set to the specific register.

<3> Write arbitrary data to the command register (PRCMD).

<4> Set the power save control register (PSC) (with the following instructions).

- Store instruction (ST/SST instruction)
- Bit manipulation instruction (SET1/CLR1/NOT1 instruction)

<5> Assert the NOP instructions (5 instructions (<5> to <9>).

Sample coding

```
<1> ST.B    r11, PSM [r0]      ; Set PSM register
<2> MOV     0x04, r10
<3> ST.B    r10, PRCMD [r0]    ; Write PRCMD register
<4> ST.B    r10, PSC [r0]      ; Set PSC register
<5> NOP                        ; Dummy instruction
<6> NOP                        ; Dummy instruction
<7> NOP                        ; Dummy instruction
<8> NOP                        ; Dummy instruction
<9> NOP                        ; Dummy instruction
(next instruction)             ; Execution routine after software STOP mode and IDLE mode release
```

No special sequence is required to read the specific register.

Cautions: 1. A store instruction for the command register does not accept interrupts. This coding is made on assumption that <3> and <4> above are executed by the program with consecutive store instructions. If another instruction is set between <3> and <4>, the above sequence may become ineffective when the interrupt is accepted by that instruction, and a malfunction of the program may result.

2. Although the data written to the PHCMD register is dummy data, use the same register as the general register used in specific register setting <4> for writing to the PHCMD register (<3>). The same method should be applied when using a general register for addressing.

3. At least 5 NOP instructions must be inserted after executing a store instruction to the PSC register to set software STOP or IDLE mode.

4. Do not perform a write operation to the PRCMD and specific registers using DMA transfer.

The contents of this register can be read in the normal sequence.

7.6.2 Power Save Mode Register (PSM)

This is a 8-bit register that control the power save mode.
This register can be read or written in 8- or 1-bit units.

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
PSM	0	0	0	0	0	0	PSM1	PSM0	FFFFF820H	R/W	00H

Bit name	Function
PSM1, PSM0	Standby mode specification after STB bit (PSC.1) set to “1”. Sets the standby mode.

PSM1	PSM0	Standby Mode
0	0	IDLE
0	1	STOP
1	0	WATCH
1	1	reserved

Note: The setting is automatically reset to “00” when STOP mode is released.

The contents of this register can be read in the normal sequence.

7.7 Securing Oscillation Stabilization Time

7.7.1 Oscillation stabilization time security specification

Two methods can be used to secure the required stabilization times from when watch mode or software STOP mode is released.

(1) Securing the time using an on-chip time base counter

Watch mode and software STOP mode are released when a valid edge is input to the NMI pin or a maskable interrupt request is input (INTPn). Valid edge input to the pin causes the time base counter (TBC) to start counting, and the time until the clock output from the oscillator stabilizes is secured during that counting time.

Oscillation stabilization time = TBC counting time

After a fixed time, internal system clock output begins, and processing branches to the NMI interrupt or maskable interrupt (INTPn) handler address.

Figure 7-4: WATCH mode release by NMI or INT



Figure 7-5: STOP mode release by NMI or INT



Note: Valid edge: When specified as the rising edge.

The NMI pin should usually be set to an inactive level (for example, high level when the valid edge is specified as the falling edge) in advance.
Watch mode and software STOP mode are immediately released if an operation is performed according to NMI valid edge input or maskable interrupt request input (INTPn) timing in which STOP mode is set until the CPU acknowledges the interrupt.
If direct mode (CESEL bit of CKC register = 1) is used, stabilization stage will be skipped.
If PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, program execution begins after the oscillation stabilization time or the flash stabilization time is secured according to the time base counter, which begins counting due to NMI pin valid edge input.

(2) Securing the time according to the signal level width ($\overline{\text{RESET}}$ pin input)

Watch mode and software STOP mode are released due to falling edge input to the $\overline{\text{RESET}}$ pin. The time until the clock output from the oscillator stabilizes is secured according to the low level width of the signal that is input to the pin.

The supply of internal system clocks begins after a rising edge is input to the $\overline{\text{RESET}}$ pin, and processing branches to the handler address used for a system reset.

Figure 7-6: WATCH mode release by reset or watchdog timer



Figure 7-7: STOP mode release by $\overline{\text{RESET}}$ pin input



7.7.2 Time base counter (TBC)

The time base counter (TBC) is used to secure the oscillator's oscillation stabilization time when software STOP mode is released. It also is used to secure the flash stabilization time when software WATCH mode is released.
The TBC count clock is selected according to the TBCS bit of the CKC register, and the next counting time can be set (reference).

Table 7-12: Counting Time Examples

TBCS Bit	Counting Time	
	f_{XX} = 4.0000 MHz	f_{XX} = 5.0000 MHz
0	12.5 ms	10.0 ms
1	25.0 ms	20.0 ms

Remark: fxx: External oscillation frequency

Chapter 8 Timer / Counter (Real-time Pulse Unit)

8.1 Timer D

8.1.1 Features (timer D)

Timer D (TMD) functions as a 16-bit interval timer.

8.1.2 Function overview (timer D)

- 16-bit interval timer: 2 channels
- Compare registers: 2
- Count clock selected from divisions of internal system clock
  (maximum frequency of count clock: 10 MHz @ f_{CPU} = 20 MHz)
- Prescaler division ratio
  The following division ratios can be selected related to the internal system clock (f_{CPU}).

Division Ratio	Count Clock
1/2	$f_{CPU}/2$
1/4	$f_{CPU}/4$
1/8	$f_{CPU}/8$
1/16	$f_{CPU}/16$
1/32	$f_{CPU}/32$
1/64	$f_{CPU}/64$
1/128	$f_{CPU}/128$
1/256	$f_{CPU}/256$

- Interrupt request sources: 2
  - Compare match interrupt
    TINTCMDn generated with CMDn match signal
- Timer clear
  TMDn register can be cleared by CMDn register match.

Remarks: **1.** f_{CPU}: Internal system clock.
2. n = 0, 1

8.1.3 Basic configuration

Table 8-1: Timer D Configuration List

Timer	Count Clock	Register	R/W	Generated Interrupt Signal	Capture Trigger	Timer Output S/R	Other Functions
Timer D	$f_{CPU}/2$, $f_{CPU}/4$, $f_{CPU}/8$, $f_{CPU}/16$, $f_{CPU}/32$,$f_{CPU}/64$, $f_{CPU}/128$, $f_{CPU}/256$	TMD0	R	–	–	–	–
		CMD0	R/W	TINTCMD0	–	–	–
		TMCD0	R/W	–	–	–	–
		TMD1	R	–	–	–	–
		CMD1	R/W	TINTCMD1	–	–	–
		TMCD1	R/W	–	–	–	–

Remarks: **1.** f_{CPU}: Internal system clock
2. S/R: Set/Reset

Figure 8-1 shows the block diagram of the channel of timer D.

Figure 8-1: Block Diagram of Timer D



Remark: n = 0, 1

(1) Timers D Registers 0, 1 (TMD0, TMD1)

TMDn is a 16-bit timer. It is mainly used as an interval timer for software (n = 0, 1).
Starting and stopping TMDn is controlled by the CE bit of the timer D control register n (TMCDn).
A division by the prescaler can be selected for the count clock from among $f_{CPU}/2$, $f_{CPU}/4$, $f_{CPU}/8$, $f_{CPU}/16$, $f_{CPU}/32$, $f_{CPU}/64$, $f_{CPU}/128$, and $f_{CPU}/256$ by the CS2 to CS0 bits of the TMCDn register.
TMDn is read-only in 16-bit units.

Figure 8-2: Timer D Registers 0, 1 (TMD0, TMD1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TMD0																	FFFFF540H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TMD1																	FFFFF550H	0000H

The conditions for which the TMDn register becomes 0000H are shown below.

- Reset input
- CAE bit = 0
- CE bit = 0
- Match of TMDn register and CMDn register
- Overflow

Cautions: 1. If the CAE bit of the TMCDn register is cleared (0), a reset is performed asynchronously.

2. If the CE bit of the TMCDn register is cleared (0), a reset is performed, synchronized with the internal clock. Similarly, a synchronized reset is performed after a match with the CMDn register and after an overflow.

3. The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the CE bit is cleared (0).

4. Up to $f_{CPU}/2$ clocks are required after a value is set in the CE bit until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.

5. After a compare match is generated, the timer is cleared at the next count clock. Therefore, if the division ratio is large, the timer value may not be zero even if the timer value is read immediately after a match interrupt is generated.

(2) Timer D compare registers 0, 1 (CMD0 to CMD1)

CMDn and the TMDn register count value are compared, and an interrupt request signal (TINTCMDn) is generated when a match occurs. TMDn is cleared, synchronized with this match. If the CAE bit of the TMCDn register is set to 0, a reset is performed asynchronously, and the registers are initialized (n = 0, 1).

The CMDn register is configured with a master/slave configuration. When a write operation to a CMDn register is performed, data is first written to the master register and then the master register data is transferred to the slave register. In a compare operation, the slave register value is compared with the count value of the TMDn register. When a read operation to a CMDn register is performed, data in the master side is read out.

CMDn can be read/written in 16-bit units.

Figure 8-3: Timer D Compare Registers 0, 1 (CMD0 to CMD1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CMD0																	FFFFF542H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CMD1																	FFFFF552H	0000H

Cautions: 1. A write operation to the a CMDn register requires $f_{CPU}/2$ clocks until the value that was set in the CMDn register is transferred to internal units. When writing continuously to the CMDn register, be sure to reserve a time interval of at least $f_{CPU}/2$ clocks.

2. The CMDn register can be overwritten only once in a single TMDn register cycle (from 0000H until an TINTCMDn interrupt is generated due to a match of the TMDn register and CMDn register). If this cannot be secured by the application, make sure that the CMDn register is not overwritten during timer operation.

3. Note that an TINTCMDn interrupt will be generated after an overflow if a value less than the counter value is written in the CMDn register during TMDn register operation (Figure 8-4, “Example of Timing During TMD Operation,” on page 233).

Figure 8-4: Example of Timing During TMD Operation

(a) When TMDn < CMDn



(b) When TMDn > CMDn



Remarks: **1.** p = TMDn value when overwritten
2. q = CMDn value when overwritten
3. n = 0, 1

8.1.4 Control register

(1) Timer D control registers 0, 1 (TMCD0 to TMCD1)

The TMCDn register controls the operation of timer D (n = 0, 1).
This register can be read/written in 8- or 1-bit units.

Figure 8-5: Timer D Control Register 0, 1 (TMCD0 to TMCD1)

	7	6	5	4	3	2	1	0	Address	Initial value
TMCD0	0	CS2	CS1	CS0	0	0	CE	CAE	FFFFF544H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
TMCD1	0	CS2	CS1	CS0	0	0	CE	CAE	FFFFF554H	00H

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>6 to 4</td><td>CS2 to CS0</td><td>Selects the TMDn count clock (n = 0, 1).
<table>
<tr><th>CS2</th><th>CS1</th><th>CS0</th><th>Count Clock</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>f_{CPU} /2</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>f_{CPU} /4</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>f_{CPU} /8</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>f_{CPU} /16</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>f_{CPU} /32</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>f_{CPU} /64</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>f_{CPU} /128</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>f_{CPU} /256</td></tr>
</table>
Caution: Do not change the CS2 to CS0 bits during timer operation. If they are to be changed, they must be changed after setting the CE bit to 0. If the CS2 to CS0 bits are overwritten during timer operation, the operation is not guaranteed.</td></tr>
<tr><td>1</td><td>CE</td><td>Count Enable: Controls the operation of TMDn (n = 0, 1).
0: Disable count (timer stopped at 0000H and does not operate)
1: Perform count operation
Caution: CE bit is not cleared even if a match is detected by the compare operation. To stop the count operation, clear the CE bit.</td></tr>
<tr><td>0</td><td>CAE</td><td>Count Action Enable: Controls the internal count clock.
0: Asynchronously reset entire TMDn unit. Stop clock supply to TMDn unit.
1: Supply clock to TMDn unit (n = 0, 1).
Cautions: 1. When CAE = 0 is set, the TMDn unit can be reset asynchronously.
2. When CAE = 0, the TMDn unit is in a reset state. To operate TMDn, first set CAE = 1.
3. When the CAE bit is changed from 1 to 0, all the registers of the TMDn unit are initialized. When again setting CAE = 1, be sure to then again set all the registers of the TMDn unit.</td></tr>
</table>

Caution: The CAE bit and CE bit cannot be set at the same time. Be sure to set the CAE bit prior to setting the CE bit.

8.1.5 Operation

(1) Compare operation

TMDn can be used for a compare operation in which the value that was set in a compare register (CMDn) is compared with the TMDn count value (n = 0, 1).

If a match is detected by the compare operation, an interrupt (TINTCMDn) is generated. The generation of the interrupt causes TMDn to be cleared (0) at the next count timing. This function enables timer D to be used as an interval timer.

CMDn can also be set to 0. In this case, when an overflow occurs and TMDn becomes 0, a match is detected and TINTCMDn is generated. Although the TMDn value is cleared (0) at the next count timing, TINTCMDn is not generated according to this match.

Figure 8-6: TMD Compare Operation Example (1/2)

(a) When CMDn is set to m (non-zero)



Remarks: **1.** Interval time = (m + 1) × Count clock cycle
2. m = 1 to 65536 (FFFFH)
3. n = 0, 1

Figure 8-6: TMD Compare Operation Example (2/2)

(b) When CMDn is set to 0



Remark: Interval time = (FFFFH + 2) × Count clock cycle

8.1.6 Application example

(1) Interval timer

This section explains an example in which timer D is used as an interval timer with 16-bit precision. Interrupt requests (TINTCMDn) are output at equal intervals (refer to **Figure 8-6, "TMD Compare Operation Example (1/2)," on page 235**). The setup procedure is shown below (n = 0, 1).

<1> Set (1) the CAE bit.
<2> Set each register.
- Select the count clock using the CS2 to CS0 bits of the TMCDn register.
- Set the compare value in the CMDn register.

<3> Start counting by setting (1) the CE bit.
<4> If the TMDn register and CMDn register values match, an TINTCMDn interrupt is generated.
<5> TINTCMDn interrupts are generated thereafter at equal intervals.

8.1.7 Precautions

Various precautions concerning timer D are shown below.

(1) To operate TMDn, first set (1) the CAE bit of the TMCDn register.

(2) Up to $f_{CPU}/2$ clocks are required after a value is set in the CE bit of the TMCDn register until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.

(3) To initialize the TMDn register status and start counting again, clear (0) the CE bit and then set (1) the CE bit after an interval of $f_{CPU}/2$ clocks has elapsed.

(4) Up to $f_{CPU}/2$ clocks are required until the value that was set in the CMDn register is transferred to internal units. When writing continuously to the CMDn register, be sure to secure a time interval of at least $f_{CPU}/2$ clocks.

(5) The CMDn register can be overwritten only once during a timer/counter operation (from 0000H until an TINTCMDn interrupt is generated due to a match of the TMDn register and CMDn register). If this cannot be secured, make sure that the CMDn register is not overwritten during a timer/counter operation.

(6) The count clock must not be changed during a timer operation. If the clock selection by CS2 to CS0 bits is going to be changed, it should be overwritten after the CE bit is cleared (0). If the count clock is changed during a timer operation, operation cannot be guaranteed.

(7) An TINTCMDn interrupt will be generated after an overflow if a value less than the counter value is written in the CMDn register during TMDn register operation.

Remark: n = 0, 1

8.2 Timer E

8.2.1 Features (timer E)

The 3 x 6 channels 16/32-bit multi purpose timers En (TMEn) (n = 0 to 2) operate as

- Pulse interval and frequency measurement counter
- Up/down event counter
- Interval timer
- Programmable pulse output
- PWM output timer

8.2.2 Function overview (timer E)

- 16-bit timer/counter (TBASE0n, TBASE1n): 2 channels each unit n (n = 0 to 2)
- Bit length
  - Timer En registers (TBASE0n, TBASE1n): 16 bits
  - During cascade operation: 32 bits (higher 16 bits: TBASE1n, lower 16 bits: TBASE0n)
- Capture/compare register
  - In 16-bit mode: 6
  - In 32-bit: 4 (capture mode only)
- Count clock division selectable by prescaler (max. frequency of count clock: 10 MHz @ f_{CPU} = 20 MHz)
- Interrupt request sources
  - Compare-match interrupt requests: 6 types
    Perform comparison with sub-channel n capture/compare register and generate the TINTCCExn interrupt upon compare match.
  - Timer counter overflow interrupt requests: 2 types
    The TINTOVE0n (TINTOVE1n) interrupt is generated when the count value of TBASE0n (TBASE1n) becomes FFFFH.
- Capture request
  - Count values of TBASE0n, TBASE1n can be latched using external pin (INTPExn)**Note 1, Note 2**
- PWM output function
  - Control of the outputs of pins TOE1n to TOE4n in the compare mode and PWM output can be performed using the compare match timing of sub-channels 1 to 4 and the zero count signal of the timer counter.
- Timer count operation with external clock input**Note 2**
  - Timer count operation can be performed with the pin TIEn clock input signal.
- Timer count enable operation**Note 3** with external pin input**Note 2**
  - Timer count enable operation can be performed with the TCLREn pin input signal.
- Timer counter clear control**Note 3, Note 4** with external pin input**Note 2**
  - Timer counter clear operation can be performed with the TCLREn pin input signal.

- Up/down count control[Note 3, Note 5] with external pin input[Note 2]
  - Up/down count operation in the compare mode can be controlled with the TCLREn pin input signal.

- Output delay operation
  - A clock-synchronized output delay can be added to the output signal of pins TOE1n to TOE4n.
  - This is effective as an EMI counter measure.

- Input filter
  - An input filter can be inserted at the input stage of external pins (TIEn, INTPE0n to INTPE5n, TCLREn) (refer to Chapter 6.4 "Noise Elimination Circuit" on page 189).

Notes:
1. For the registers used to specify the valid edge for external interrupt requests (INTPE0n through INTPE5n) to timer E, refer to Figure 6-18, “Timer E Input Pin Filter Edge Detect Mode Registers (FEM0n to FEM5n) (n=0 to 2) (1/2),” on page 192.
2. The pairs TIEn and INTPEn, TOE1n and INTPE1n, TOE2n and INTPE2n, TOE3n and INTPE3n, TOE4n and INTPE4n,TCLREn and INTPE5n are each alternate function pins.
3. The count enable operation for the timer counter through external pin input, timer counter clear operation, and up/down count control cannot be performed combined all at the same time.
4. In the case of 32-bit cascade connection, clear operation by external pin input (TCLREn) cannot be performed.
5. Up/down count control using 32-bit cascade connection cannot be performed.

Remarks:
1. f_{CPU}: Internal system clock
2. x = 0 to 5
3. n = 0 to 2

8.2.3 Basic configuration

The basic configuration is shown below.

Table 8-2: Timer E Configuration List

Timer	Count Clock	Register	R/W	Generated Interrupt Signal	Capture Trigger	Timer Output Note 1 S/R	Other Functions
Timer En	f_{CPU} /2, f_{CPU} /4, f_{CPU} /8, f_{CPU} /16, f_{CPU} /32, f_{CPU} /64, f_{CPU} /128, TIEn pin	TBASE0n	–	TINTOVE0n	–	**Note 2**	**Note 3**
		TBASE1n	–	TINTOVE1n	–	**Note 2**	**Note 3**
		CVSE0n	R/W	TINTCCE0n	INTPE0n/ INTPE5n	–	–
		CVSE1n	R/W	–	INTPE1n/ INTPE4n	TOE1n**Note 4**/ TOE4n**Note 4**	Buffer**Note 5**
		CVSE2n	R/W	–	INTPE2n/ INTPE3n	TOE2n**Note 4**/ TOE3n**Note 4**	Buffer**Note 5**
		CVSE3n	R/W	–	INTPE3n/ INTPE2n	TOE3n**Note 4**/ TOE2n**Note 4**	Buffer**Note 5**
		CVSE4n	R/W	–	INTPE4n/ INTPE1n	TOE4n**Note 4**/ TOE1n**Note 4**	Buffer**Note 5**
		CVSE5n	R/W	TINTCCE5n	INTPE5n/ INTPE0n	–	–
		CVPE4n	R	TINTCCE4n	INTPE4n/ INTPE1n	TOE4n/TOE3n	**Note 5**
		CVPE3n	R	TINTCCE3n	INTPE3n/ INTPE2n	TOE3n/TOE2n	**Note 5**
		CVPE2n	R	TINTCCE2n	INTPE2n/ INTPE3n	TOE2n/TOE1n	**Note 5**
		CVPE1n	R	TINTCCE1n	INTPE1n/ INTPE4n	TOE1n/TOE43n	**Note 5**

Notes: **1.** Refer to OTMEx1, OTMEx0 bits in (5)“Timer E output control registers 0 to 2 (OCTLE0 to OCTLE2)” on page 253
2. Reset operation by zero count signal is enabled.
3. Cascade operation with TBASE0n and TBASE1n is enabled.
4. Only in buffer-less mode (BFEEx) bit of CMSEmn register = 0)
5. Cascade operation using the CVSExn register and CVPExn register is enabled.

Remarks: **1.** f_{CPU}: Internal system clock
2. S/R: Set/Reset
3. m = 12, 34; x = 1 to 4; n = 0 to 2)

Figure 8-7: "Block Diagram of Timer E" shows the block diagram of one timer E unit.

Figure 8-7: Block Diagram of Timer E



Remarks: **1.** f_{CPU}: Internal system clock
2. n = 0 to 2

Table 8-3: Meaning of Signals in Block Diagram

Signal Name	Meaning
CASC[Note 1]	TBASE1n count signal input in 32-bit mode
CNT	Count value of timer En (CNT = MAX.: Maximum value count signal output of timer En (generated when TBASE0n, TBASE1n = FFFFH), CNT = 0: Zero count signal output of timer (generated when TBASE0n, TBASE1n = 0000H))
CT	TBASE0n, TBASE1n count signal input in 16-bit mode
CTC	TBASE1n count signal input in 32-bit mode
ECLR	External control signal input from TCLREn input
ED1, ED2	Capture event signal input from edge selection circuit
R[Note 2]	Compare match signal input (sub-channel 0/5)
RA	TBASE0n zero count signal input (reset signal of output circuit)
RB	TBASE1n zero count signal input (reset signal of output circuit)
RELOAD2A	TBASE0n zero count signal input (generated when TBASE0n = 0000H)
RELOAD2B	TBASE1n zero count signal input (generated when TBASE1n = 0000H)
RN	Sub-channel x interrupt signal input (reset signal of output circuit)
S/T	Sub-channel x interrupt signal input (set signal of output circuit)
TCOUNTE0, TCOUNTE1	Timer En count enable signal input
TNIEm	Timer En sub-channel m capture event signal input

Notes: **1.** TBASE1n performs count operation when CASC (CNT = MAX. for TBASE0n) is generated and the rising edge of CTC is detected in the 32-bit mode.
2. TBASE0n/TBASE1n clear by sub-channel 0/5 compare match or count direction can be controlled.

Remarks: **1.** m = 0 to 5
2. n = 0 to 2
3. x = 1 to 4

(1) Timer E time base counters 0, 1 registers 0 to 2 (TBASE0n, TBASE1n (n = 0 to 2))

The features of time base counters TBASE0n, TBASE1n are listed below.

- Free-running counter that enables counter clearing by compare match of sub-channel 0 and sub-channel 5
- Can be used as a 32-bit capture timer when TBASE0n and TBASE1n are connected in cascade.
- Up/down control, counter clear, and count operation enable/disable can be controlled with external pin (TCLREn)
- Counter up/down and clear operation control method can be set by software.
- Stop upon occurrence of count value 0 and count operation start/stop can be controlled by software.

Figure 8-8: Timer E Time Base Counter 0 Registers 0 to 2 (TBASE00 to TBASE02)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TBASE00																	FFFFF670H	0000H
TBASE01																	FFFFF6B0H	0000H
TBASE02																	FFFFF6F0H	0000H

Figure 8-9: Timer E Time Base Counter 1 Registers 0 to 2 (TBASE10 to TBASE12)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TBASE10																	FFFFF672H	0000H
TBASE11																	FFFFF6B2H	0000H
TBASE12																	FFFFF6F2H	0000H

(2) Timer E sub-channel 0 capture/compare registers 0 to 2 (CVSE00 to CVSE02)

The CVSE0n register is the 16-bit sub-channel 0 capture/compare register of timer TMEn (n = 0 to 2).
In the capture register mode, it captures the TBASE0n count value.
In the compare register mode, it detects match with TBASE0n.
This register can be read/written in 16-bit units.

Figure 8-10: Timer E Sub-Channel 0 Capture/Compare Registers 0 to 2 (CVSE00 to 02)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE00																	FFFFF660H	0000H
CVSE01																	FFFFF6A0H	0000H
CVSE02																	FFFFF6E0H	0000H

(3) Timer E sub-channel x main capture/compare registers 0 to 2 (CVPEx0 to CVPEx2) (x = 1 to 4)

The CVPExn register is a 16-bit sub-channel x main capture/compare register of timer TMEn (x = 1 to 4) (n = 0 to 2).

In the capture register mode, this register captures the value of TBASE1n when the BFEEx bit of the CMSEmn register is zero (m = 12, 34). When the BFEEx bit = 1, this register holds the value of TBASE0n or TBASE1n.

If the capture register mode is selected in the 32-bit mode (value of TB1Ex, TB0Ex bits of CMSEmn register = 11B), this register captures the contents of TBASE1n (higher 16 bits).

This register is read-only in 16-bit units.

In compare mode, this register represents the actual compare value. To write a compare value, the registers CVSExn have to be used. This double register structure refers to the buffered operations in compare mode.

Figure 8-11: Timer E Sub-Channel x Main Capture/Compare Registers 0 to 2 (CVPEx0 to CVPEx2) (x = 1 to 4)



(4) Timer E sub-channel x sub capture/compare registers 0 to 2 (CVSEx0 to CVSEx2) (x = 1 to 4)

The CVSExn register is a 16-bit sub channel x sub-capture/compare register of timer TMEn (x = 1 to 4) (n = 0 to 2).

In the compare register mode, this register can be used as a buffer. In the capture register mode, this register captures the value of TBASE0n when the BFEEx bit of the CMSEmn register is cleared (BFEEx bit = 0) (m = 12, 34).

If the capture register mode is selected in the 32-bit mode (TB1Ex, TB0Ex bits of CMSEmn register = 11B), this register captures the contents of TBASE0n (lower 16 bits).

The CVSExn register can be written only in the compare register mode. If this register is written in the capture register mode, the contents written to CVSExn register will be lost.

This register can be read/written in 16-bit units.

Figure 8-12: Timer E Sub-Channel x Sub Capture/Compare Registers 0 to 2 (CVSEx0 to CVSEx2) (x = 1 to 4)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE10																	FFFFF650H	0000H
CVSE11																	FFFFF690H	0000H
CVSE12																	FFFFF6D0H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE20																	FFFFF654H	0000H
CVSE21																	FFFFF694H	0000H
CVSE22																	FFFFF6D4H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE30																	FFFFF658H	0000H
CVSE31																	FFFFF698H	0000H
CVSE32																	FFFFF6D8H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE40																	FFFFF65CH	0000H
CVSE41																	FFFFF69CH	0000H
CVSE42																	FFFFF6DCH	0000H

(5) Timer E sub-channel 5 capture/compare registers 0 to 2 (CVSE50 to CVSE52)

The CVSE5n register is the 16-bit sub-channel 5 capture/compare register of timer TMEn (n = 0 to 2).
In the capture register mode, it captures the count value of TBASE1n.
In the compare register mode, it detects match with TBASE1n.
This register can be read/written in 16-bit units.

Figure 8-13: Timer E Sub-Channel 5 Capture/Compare Registers (CVSE50 to CVSE52)



8.2.4 Control Registers

(1) Timer E clock stop registers 0 to 2 (STOPTE0 to STOPTE2)

The STOPTEn register is used to stop the operation clock input to timer TMEn (n = 0 to 2). This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-14: Timer E Clock Stop Registers 0 to 2 (STOPTE0 to STOPTE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
STOPTE0	STFTE0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFF640H	0000H
STOPTE1	STFTE1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFF680H	0000H
STOPTE2	STFTE2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFF6C0H	0000H

Bit Position	Bit Name	Function
15	STFTEn	Stops the operation clock to TMEn. 0: Normal operation 1: Stop operation clock to TMEn

Cautions: 1. Initialize TMEn when the STFTEn bit is cleared (0). TMEn cannot be initialized when the STFTEn bit is set (1).
2. If the STFTEn bit is set (1) after initialization, the initialized state is maintained.

Remark: n = 0 to 2

(2) Timer E count clock/control edge selection registers 0 to 2 (CSE0 to CSE2)

The CSEn register is used to specify the timer TMEn count clock and the control valid edge (n = 0 to 2).

This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-15: Timer E Count Clock/Control Edge Selection Registers 0 to 2 (CSE0 to CSE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CSE0	0	0	0	0	TES1E1	TES1E0	TES0E1	TES0E0	CESE1	CESE0	CSE12	CSE11	CSE10	CSE02	CSE01	CSE00	FFFFF642H	0000H
CSE1	0	0	0	0	TES1E1	TES1E0	TES0E1	TES0E0	CESE1	CESE0	CSE12	CSE11	CSE10	CSE02	CSE01	CSE00	FFFFF682H	0000H
CSE2	0	0	0	0	TES1E1	TES1E0	TES0E1	TES0E0	CESE1	CESE0	CSE12	CSE11	CSE10	CSE02	CSE01	CSE00	FFFFF6C2H	0000H

Bit Position	Bit Name	Function
11, 10, 9, 8	TESyE1, TESyE0	Specifies the valid edge of the corresponding timer base counter TBASEyn count clock signal (TCOUNTEy).

TESyE1	TESyE0	Valid Edge
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

Bit Position	Bit Name	Function
7, 6	CESE1, CESE0	Specifies the valid edge of the external clear input signal (TCLREn).

CESE1	CESE0	Valid Edge
0	0	Falling edge
0	1	Rising edge
1	0	Through input
1	1	Both rising and falling edges

Bit Position	Bit Name	Function
5 to 3, 2 to 0	CSEy0, CSEy1, CSEy2	Selects internal count clock of the time base counter TBASEyn.

CSEy2	CSEy1	CSEy0	Count Clock
0	0	0	$f_{CPU}/2$
0	0	1	$f_{CPU}/4$
0	1	0	$f_{CPU}/8$
0	1	1	$f_{CPU}/16$
1	0	0	$f_{CPU}/32$
1	0	1	$f_{CPU}/64$
1	1	0	$f_{CPU}/128$
1	1	1	Selects input signal from external clock input pin (TIEn) as clock.

Remark: y = 0, 1
n = 0 to 2

(3) Timer E sub-channel input event edge selection registers 0 to 2 (SESE0 to SESE2)

The SESEn register specifies the valid edge of the external capture signal input (TIExn) for the sub-channel x capture/compare register performing capture (x = 0 to 5, n = 0 to 2).
This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-16: Timer E Sub-Channel Input Event Edge Selection Register 0 to 2 (SESE0 to SESE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SESE0	0	0	0	0	IESE51	IESE50	IESE41	IESE40	IESE31	IESE30	IESE21	IESE20	IESE11	IESE10	IESE01	IESE00	FFFFF644H	0000H
SESE1	0	0	0	0	IESE51	IESE50	IESE41	IESE40	IESE31	IESE30	IESE21	IESE20	IESE11	IESE10	IESE01	IESE00	FFFFF684H	0000H
SESE2	0	0	0	0	IESE51	IESE50	IESE41	IESE40	IESE31	IESE30	IESE21	IESE20	IESE11	IESE10	IESE01	IESE00	FFFFF6C4H	0000H

Bit Position	Bit Name	Function
11 to 0	IESEx1, IESEx0	Specifies the valid edge of external capture signal input (TIExn) for sub-channel x capture/compare register performing capture.

IESEx1	IESEx0	Valid Edge
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both rising and falling edges

Remark: x = 0 to 5
n = 0 to 2

(4) Timer E time base control registers 0 to 2 (TCRE0 to TCRE2)

The TCREn register controls the operation of timer TMEn (n = 0 to 2).
This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-17: Timer E Time Base Control Registers 0 to 2 (TCRE0 to TCRE2) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TCRE0	CASE1	CLRE1	CEE1	ECRE1	ECEE1	OSTE1	UDSE11	UDSE10	0	CLRE0	CEE0	ECRE0	ECEE0	OSTE0	UDSE01	UDSE00	FFFFF646H	0000H
TCRE1	CASE1	CLRE1	CEE1	ECRE1	ECEE1	OSTE1	UDSE11	UDSE10	0	CLRE0	CEE0	ECRE0	ECEE0	OSTE0	UDSE01	UDSE00	FFFFF686H	0000H
TCRE2	CASE1	CLRE1	CEE1	ECRE1	ECEE1	OSTE1	UDSE11	UDSE10	0	CLRE0	CEE0	ECRE0	ECEE0	OSTE0	UDSE01	UDSE00	FFFFF6C6H	0000H

Bit Position	Bit Name	Function
15	CASE1	Specifies 32-bit cascade operation mode for TBASE1n (TBASE1n counts upon overflow of TBASE0n (carry count)). 0: Don't connect in cascade[Note 1] 1: 32-bit cascade operation mode[Notes 2, 3] **Notes:** **1.** TBASE1n counts with CT signal input in the count enabled state **2.** TBASE1n counts with CTC and CASC signal inputs in the count enabled state. **3.** Only the capture register mode can be used for the capture/compare register. **Caution:** **In the 32-bit cascade operation mode (CASE1 bit = 1), only the 32-bit capture function is permitted: set TB1Ex and TB0Ex bits of the CMSEmn registers to 11B (m = 12, 34, x: when m = 12, x = 1, 2, and when m = 34, x = 3, 4).**
14, 6	CLREy	Specifies software clear for TBASEyn. 0: Continue TBASEyn operation 1: Clear (0) TBASEyn count value **Cautions:** **1. Setting the CLREy bit stops and clears the concerned timebase. This bit has to be cleared before starting the count operations by setting the CEEy bit again.** **2. To acknowledge the clear and stop operation it's mandatory to keep the CLREy bit set (1) for at least one timer clock period.** **Remark:** Set/clear operation of CLREy: 1. CLREy = 1 2. CSEy2-0 = 000B 3. CSEy2-0 = "old value" 4. CLREY = 0
13, 5	CEEy	Specifies TBASEyn count operation enable/disable. 0: Stop count operation 1: Enable count operation
12, 4	ECREy	Specifies TBASEyn external clear (TCLREn) operation enable/disable through ECLR signal input. 0: Don't enable TBASEyn external clear (TCLREn) operation 1: Enable TBASEyn external clear (TCLREn) operation **Cautions:** **1. In the 32-bit cascade operation mode (CASE1 bit = 1), TMEn external clear operation does not work.** **2. If the ECLR signal is input when ECREy = 1, TMEn clear operation is performed after 1 internal count clock set with the corresponding CSEy2 to CSEy0 bits of the CSEn register.**

Remark: y = 0, 1
n = 0 to 2

Figure 8-17: Timer E Time Base Control Registers 0 to 2 (TCRE0 to TCRE2) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>11, 3</td><td>ECEEy</td><td>Specifies TBASEyn count operation enable/disable through ECLR signal input.
0: Don't enable TBASEyn count operation
1: Enable TBASEyn count operation
Cautions: 1. In the 32-bit cascade operation mode (CASE1 bit = 1), control of the TBASEyn count operation using ECLR signal input is not enabled.
2. When the ECEEy bit = 1, always set the CESE1 and CESE0 bits of the CSEn register to 10B (through input).</td></tr>
<tr><td>10, 2</td><td>OSTEy</td><td>Specifies stop mode.
0: Don't stop TBASEyn count when count value is 0.
1: Stop TBASEyn count when count value is 0.
Caution: When TBASEyn count stop is cancelled when the OSTE1y bit = 1 (TBASEyn count is stopped when the count value is 0), TBASEyn counts up except when the UDSEy1, UDSEy0 bits = 10B. The count direction when the UDSEy1, UDSEy0 bits = 10B is determined by the value of the ECLR signal input.</td></tr>
<tr><td>9, 8, 1, 0</td><td>UDSEy1,
UDSEy0</td><td>Specifies TBASEyn up/down count.
<table>
<tr><th>UDSEy1</th><th>UDSEy0</th><th>Count</th></tr>
<tr><td>0</td><td>0</td><td>Perform only up count.
Clear TBASEyn with compare match signal.</td></tr>
<tr><td>0</td><td>1</td><td>Count up after TBASEyn has become "0", and count down after a compare match occurs for sub-channels 0, 5 (triangular wave up/down count).</td></tr>
<tr><td>1</td><td>0</td><td>Selects up/down count according to the ECLR signal input.
Up count when ECLR = 1
Down count when ECLR = 0</td></tr>
<tr><td>1</td><td>1</td><td>Setting prohibited</td></tr>
</table>
Cautions: 1. In the 32-bit cascade operation mode (CASE1 bit = 1), set the UDSEy1, UDSEy0 bits to 00B.
2. When the UDSEy1, UDSEy0 bits = 10B, be sure to set the CESE1, CESE0 bits of the CSE0n register to 10B (through input).
3. When the UDSEy1, UDSEy0 bits = 10B, compare match between TBASEyn and CVSEmn has no effect on the TBASEyn count operation (m: 0 when y = 0, 5 when y = 1).</td></tr>
</table>

Cautions: 1. If there is no external count clock, when this is selected by the prescaler setting, clear operations (external or by software) of the timebase counter does not work.
2. When clearing is performed with the ECLR signal, the TBASEyn counter is cleared with a delay of (1 internal count clock set with bits CSEy2 to CSEy0 of the CSEn register) + 2 base clocks. Therefore, if external clock input is selected as the internal count clock, the counter is not cleared until the external clock (TIEn) is input.
3. The ECREy bit and the ECEEy bit must not be set to 1 at the same time.
4. If either ECEEy bit or ECREy bit is set to 1, up-/down operation with external control via ECLR signal cannot be performed (UDSEy1, UDSEy0 = 10B).
5. When UDSEy1, UDSEy0 = 01B and OSTEy = 1, the counter does not count up when the counter value is "0". Therefore, when the counter value is "0", set OSTEy = 0, and after the value of the counter ceases to be "0", set OSTEy = 1.
6. If there is no external count clock, when this is selected by the prescaler setting, clear operations (external or by software) of the timebase counter does not work.

Remark: y = 0, 1
n = 0 to 2

(5) Timer E output control registers 0 to 2 (OCTLE0 to OCTLE2)

The OCTLEn register controls timer output from the TOExn pin (x = 1 to 4, n = 0 to 2).
This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-18: Timer E Output Control Registers 0 to 2 (OCTLE0 to OCTLE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
OCTLE0	SWFE4	ALVE4	OTME41	OTME40	SWFE3	ALVE3	OTME31	OTME30	SWFE2	ALVE2	OTME21	OTME20	SWFE1	ALVE1	OTME11	OTME10	FFFFF648H	0000H
OCTLE1	SWFE4	ALVE4	OTME41	OTME40	SWFE3	ALVE3	OTME31	OTME30	SWFE2	ALVE2	OTME21	OTME20	SWFE1	ALVE1	OTME11	OTME10	FFFFF688H	0000H
OCTLE2	SWFE4	ALVE4	OTME41	OTME40	SWFE3	ALVE3	OTME31	OTME30	SWFE2	ALVE2	OTME21	OTME20	SWFE1	ALVE1	OTME11	OTME10	FFFFF6C8H	0000H

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15, 11, 7, 3</td><td>SWFEx</td><td>Fixes the TOExn pin output level according to the setting of ALVEx bit.
0: Don’t fix output level.
1: When ALVEx = 0, fix output level to low level.
When ALVEx = 1, fix output level to high level.</td></tr>
<tr><td>14, 10, 6, 2</td><td>ALVEx</td><td>Specifies the active level of the TOExn pin output.
0: Active level is high level
1: Active level is low level</td></tr>
<tr><td>13, 12, 9, 8, 5, 4, 1, 0</td><td>OTMEx1, OTMEx0</td><td>Specifies toggle mode.
<table>
<tr><th>OTMEx1</th><th>OTMEx0</th><th>Toggle Mode</th></tr>
<tr><td>0</td><td>0</td><td>Toggle mode 0:
Reverse output level of TOExn output every time a sub-channel x compare match occurs.</td></tr>
<tr><td>0</td><td>1</td><td>Toggle mode 1:
Upon sub-channel x compare match, set TOExn output to active level, and when TBASE0n is cleared (0), set TOExn output to inactive level.</td></tr>
<tr><td>1</td><td>0</td><td>Toggle mode 2:
Upon sub-channel x compare match, set TOExn output to active level, and when TBASE1n is cleared (0), set TOExn output to inactive level.</td></tr>
<tr><td>1</td><td>1</td><td>Toggle mode 3:
Upon sub-channel x compare match, set TOExn output to active level, and upon sub-channel [x + 1] compare match, set TOxn output to inactive level (when x = 4, [x + 1] becomes 1).</td></tr>
</table>
Cautions: 1. When the OTMEx1, OTMEx0 bits = 11B (toggle mode 3), and if the same output delay operation settings are made by setting bits ODLEx2 to ODLEx0 of the ODELEn register, two outputs change simultaneously upon 1 sub-channel x compare match.
2. If two or more signals are input simultaneously to the same output circuit, S/T signal input has a higher priority than RA, RB, and RN signal inputs.</td></tr>
</table>

Remark: x = 1 to 4
n = 0 to 2

(6) Timer E sub-channel 0, 5 capture/compare control registers 0 to 2 (CMSE050 to CMSE052)

The CMSE05n register controls timer TMEn sub-channel 0 capture/compare register (CVSE0n) and timer TMEn sub-channel 5 capture/compare register (CVSE5n) (n = 0 to 2).
This register can be read/written in 16-bit units.

Figure 8-19: Timer E Sub-Channel 0, 5 Capture/Compare Control Registers 0 to 2 (CMSE050 to CMSE052)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CMSE050	0	0	EEVE5	0	LNKE5	CCSE5	0	0	0	0	EEVE0	0	LNKE0	CCSE0	0	0	FFFFF64AH	0000H
CMSE051	0	0	EEVE5	0	LNKE5	CCSE5	0	0	0	0	EEVE0	0	LNKE0	CCSE0	0	0	FFFFF68AH	0000H
CMSE052	0	0	EEVE5	0	LNKE5	CCSE5	0	0	0	0	EEVE0	0	LNKE0	CCSE0	0	0	FFFFF6CAH	0000H

Bit Position	Bit Name	Function
13, 5	EEVEx	Enables/disables capture event detection by sub-channel x capture/compare register. 0: Don't detect events 1: Detect events
11, 3	LNKEx	Specifies capture event signal input from edge selection to ED1 or ED2 of timer TMEn, sub-channel x. 0: In capture register mode, select ED1 signal input. In compare register mode, LNKEx bit has no influence. 1: In capture register mode, select ED2 signal input. In compare register mode, LNKEx bit has no influence.
10, 2	CCSEx	Selects capture/compare register operation mode of timer TMEn, sub-channel x. 0: Operate in capture register mode. The TBASE0n and TBASE1n count statuses can be read with sub-channel 0 and sub-channel 5, respectively. 1: Operate in compare register mode. TBASE0n, TBASE1n is cleared upon detection of match between sub-channel x and TBASE0n, TBASE1n.

Remark: x = 0, 5
n = 0 to 2

(7) Timer E sub-channel 1, 2 capture/compare control register 0 to 2 (CMSE120 to CMSE122)

The CMSE12n register controls the timer TMEn sub-channel x sub capture/compare register (CVSExn) and the timer TMEn sub-channel x main capture/compare register (CVPExn) (x = 1, 2) (n = 0 to 2).

This register can be read/written in 16-bit units.

Figure 8-20: Timer E Sub-Channel 1, 2 Capture/Compare Control Registers 0 to 2 (CMSE120 to CMSE122) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CMSE120	0	0	EEVE2	BFEE2	LNKE2	CCSE2	TB1E2	TB0E2	0	0	EEVE1	BFEE1	LNKE1	CCSE1	TB1E1	TB0E1	FFFFF64CH	0000H
CMSE121	0	0	EEVE2	BFEE2	LNKE2	CCSE2	TB1E2	TB0E2	0	0	EEVE1	BFEE1	LNKE1	CCSE1	TB1E1	TB0E1	FFFFF68CH	0000H
CMSE122	0	0	EEVE2	BFEE2	LNKE2	CCSE2	TB1E2	TB0E2	0	0	EEVE1	BFEE1	LNKE1	CCSE1	TB1E1	TB0E1	FFFFF6CCH	0000H

Bit Position	Bit Name	Function
13, 5	EEVEx	Enables/disables capture event detection by sub-channel x capture/compare register. 0: Don't detect events 1: Detect events
12, 4	BFEEx	Specifies the buffer operation of sub-channel x sub capture/compare register (CVSExn). 0: Don't use sub-channel x sub capture/compare register (CVSExn) as buffer. 1: Use sub-channel x sub capture/compare register (CVSExn) as buffer. **Remarks:** **1.** The operations in the capture register mode and compare register mode when the sub-channel x sub capture/compare register (CVSExn) is not used as a buffer are shown below. (BFEEx = 0) • In capture register mode: The CPU can read both the master register (CVPExn) and slave register (CVSExn). The next event is ignored until the CPU finishes reading the master register. TME0n capture is performed by the slave register, and TME1n capture is performed by the master register. • In compare register mode: The CPU writes to the slave register (CVSExn), and immediately after, the same contents as those of the slave register are written to the master register (CVPExn). **2.** The operations in the capture register mode and compare register mode when the sub-channel x sub capture/compare register (CVSExn) is used as a buffer are shown below. (BFEEx = 1) • In capture register mode: When the CPU reads the master register (CVPExn), the master register updates the value held by the slave register (CVSExn) immediately and once only, after the CPU read operation. When a capture event occurs, the timer counter value at that time is always saved in the slave register. • In compare register mode: The CPU writes to the slave register (CVSExn) and these contents are transferred to the master register (CVPExn) specified by the corresponding LNKEx bit.

Remark: x = 1, 2
n = 0 to 2

Figure 8-20: Timer E Sub-Channel 1, 2 Capture/Compare Control Registers 0 to 2 (CMSE120 to CMSE122) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>11, 3</td><td>LNKEx</td><td>Selects capture event signal input from edge selection and specifies transfer operation in compare register mode.
0: Select ED1 signal input in capture register mode.
In the compare register mode, the data of the CVSExn register is transferred to the CVPExn register upon occurrence of TBASE0n, TBASE1nNote compare match.
1: Select ED2 signal input in capture register mode.
In the compare register mode, the data of the CVSExn register is transferred to the CVPExn register when the TBASE0n, TBASE1nNote count value becomes zero.
Note: TBASE0n, TBASE1n = time base counter specified by the corresponding TB1Ex, TB0Ex bits.</td></tr>
<tr><td>10, 2</td><td>CCSEx</td><td>Selects capture/compare register operation mode.
0: Capture register mode
1: Compare register mode</td></tr>
<tr><td>9, 8, 1, 0</td><td>TB1Ex
TB0Ex</td><td>Specifies time base counter of sub-channel x.
<table>
<tr><th>TB1Ex</th><th>TB0Ex</th><th>Time Base Counter of Sub-channel x</th></tr>
<tr><td>0</td><td>0</td><td>Don’t use sub-channel x.</td></tr>
<tr><td>0</td><td>1</td><td>Set TBASE0n to sub-channel x.</td></tr>
<tr><td>1</td><td>0</td><td>Set TBASE1n to sub-channel x.</td></tr>
<tr><td>1</td><td>1</td><td>32-bit modeNote (Select both TBASE0n and TBASE1n.)</td></tr>
</table>
Note: In the 32-bit mode, setting of the BFEEx bit is ignored, and the CVSExn register cannot be used as a buffer.</td></tr>
</table>

Remark: x = 1, 2
n = 0 to 2

(8) Timer E sub-channel 3, 4 capture/compare control registers 0 to 2 (CMSE340 to CMSE342)

The CMSE34n register controls the timer TMEn sub-channel x sub capture/compare register (CVSExn) and the timer TMEn sub-channel x main capture/compare register (CVPExn) (x = 3, 4) (n = 0 to 2).

This register can be read/written in 16-bit units.

Figure 8-21: Timer E Sub-Channel 3, 4 Capture/Compare Control Registers 0 to 2 (CMSE340 to CMSE342) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CMSE340	0	0	EEVE4	BFEE4	LNKE4	CCSE4	TB1E4	TB0E4	0	0	EEVE3	BFEE3	LNKE3	CCSE3	TB1E3	TB0E3	FFFFF64EH	0000H
CMSE341	0	0	EEVE4	BFEE4	LNKE4	CCSE4	TB1E4	TB0E4	0	0	EEVE3	BFEE3	LNKE3	CCSE3	TB1E3	TB0E3	FFFFF68EH	0000H
CMSE342	0	0	EEVE4	BFEE4	LNKE4	CCSE4	TB1E4	TB0E4	0	0	EEVE3	BFEE3	LNKE3	CCSE3	TB1E3	TB0E3	FFFFF6CEH	0000H

Bit Position	Bit Name	Function
13, 5	EEVEx	Enables/disables capture event detection by sub-channel x capture/compare register. 0: Don't detect events 1: Detect events
12, 4	BFEEx	Specifies the buffer operation of sub-channel x sub capture/compare register (CVSExn). 0: Don't use sub-channel x sub capture/compare register (CVSExn) as buffer. 1: Use sub-channel x sub capture/compare register (CVSExn) as buffer. **Remarks:** **1.** The operations in the capture register mode and compare register mode when the sub-channel x sub capture/compare register (CVSExn) is not used as a buffer are shown below. (BFEEx = 0) • In capture register mode: The CPU can read both the master register (CVPExn) and slave register (CVSExn). The next event is ignored until the CPU finishes reading the master register. TME0n capture is performed by the slave register, and TME1n capture is performed by the master register. • In compare register mode: The CPU writes to the slave register (CVSExn), and immediately after, the same contents as those of the slave register are written to the master register (CVPExn). **2.** The operations in the capture register mode and compare register mode when the sub-channel x sub capture/compare register (CVSExn) is used as a buffer are shown below. (BFEEx = 1) • In capture register mode: When the CPU reads the master register (CVPExn), the master register updates the value held by the slave register (CVSExn) immediately and once only, after the CPU read operation. When a capture event occurs, the timer counter value at that time is always saved in the slave register. • In compare register mode: The CPU writes to the slave register (CVSExn) and these contents are transferred to the master register (CVPExn) specified by the corresponding LNKEx bit.

Remark: x = 3, 4
n = 0 to 2

Figure 8-21: Timer E Sub-Channel 3, 4 Capture/Compare Control Registers 0 to 2 (CMSE340 to CMSE342) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>11, 3</td><td>LNKEx</td><td>Selects capture event signal input from edge selection and specifies transfer operation in compare register mode.
0: Select ED1 signal input in capture register mode.
In the compare register mode, the data of the CVSExn register is transferred to the CVPExn register upon occurrence of TBASE0n, TBASE1nNote compare match.
1: Select ED2 signal input in capture register mode.
In the compare register mode, the data of the CVSExn register is transferred to the CVPExn register when the TBASE0n, TBASE1nNote count value becomes zero.

Note: TBASE0n, TBASE1n = time base counter specified by the corresponding TB1Ex, TB0Ex bits.</td></tr>
<tr><td>10, 2</td><td>CCSEx</td><td>Selects capture/compare register operation mode.
0: Capture register mode
1: Compare register mode</td></tr>
<tr><td>9, 8, 1, 0</td><td>TB1Ex, TB0Ex</td><td>Specifies time base counter of sub-channel x.
<table>
<tr><th>TB1Ex</th><th>TB0Ex</th><th>Time Base Counter of Sub-channel x</th></tr>
<tr><td>0</td><td>0</td><td>Don’t use sub-channel x.</td></tr>
<tr><td>0</td><td>1</td><td>Set TBASE0n to sub-channel x.</td></tr>
<tr><td>1</td><td>0</td><td>Set TBASE1n to sub-channel x.</td></tr>
<tr><td>1</td><td>1</td><td>32-bit modeNote (Select both TBASE0n and TBASE1n.)</td></tr>
</table>
Note: In the 32-bit mode, setting of the BFEEx bit is ignored, and the CVSExn register cannot be used as a buffer.</td></tr>
</table>

Remark: x = 3, 4
n = 0 to 2

(9) Timer E time base status registers 0 to 2 (TBSTATE0 to TBSTATE2)

The TBSTATEn register indicates the status of the time base counter TBASEyn (y = 0, 1) (n = 0 to 2).

This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-22: Timer E Time Base Status Register (TBSTATE0 to TBSTATE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TBSTATE0	0	0	0	0	OVFE1	ECFE1	RSFE1	UDFE1	0	0	0	0	OVFE0	ECFE0	RSFE0	UDFE0	FFFFF664H	0000H
TBSTATE1	0	0	0	0	OVFE1	ECFE1	RSFE1	UDFE1	0	0	0	0	OVFE0	ECFE0	RSFE0	UDFE0	FFFFF6A4H	0000H
TBSTATE2	0	0	0	0	OVFE1	ECFE1	RSFE1	UDFE1	0	0	0	0	OVFE0	ECFE0	RSFE0	UDFE0	FFFFF6E4H	0000H

Bit Position	Bit Name	Function
11, 3	OVFEy	Indicates TBASEyn overflow status. 0: No overflow 1: Overflow
10, 2	ECFEy	Indicates the ECLR signal input status. 0: Low level 1: High level
9, 1	RSFEy	Indicates the TBASEyn count status. 0: TBASEyn is not counting. 1: TBASEyn is counting (either up or down)
8, 0	UDFEy	Indicates the TBASEyn up/down count status. 0: TBASEyn is in the down count mode. 1: TBASEyn is in the up count mode.

Cautions: 1. The OVFEy bits are cleared, if a “1” is written into these bits.
2. The ECFEy, RSFEy, and UDFEy bits are read-only bits.

Remark: y = 0, 1
n = 0 to 2

(10) Timer E capture/compare status registers 0 to 2 (CCSTATE0 to CCSTATE2)

The CCSTATEn register indicates the status of the timer TMEn sub-channel x sub capture/compare register (CVSExn) and the timer TMEn sub-channel x main capture/compare register (CVPExn) (x = 1 to 4) (n = 0 to 2).

This register can be read/written in 16-, 8-bit units.

Figure 8-23: Timer E Capture/Compare Status Registers 0 to 2 (CCSTATE0 to CCSTATE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CCSTATE0	0	CEFE4	BFFE41	BFFE40	0	CEFE3	BFFE31	BFFE30	0	CEFE2	BFFE21	BFFE20	0	CEFE1	BFFE11	BFFE10	FFFFF666H	0000H
CCSTATE1	0	CEFE4	BFFE41	BFFE40	0	CEFE3	BFFE31	BFFE30	0	CEFE2	BFFE21	BFFE20	0	CEFE1	BFFE11	BFFE10	FFFFF6A6H	0000H
CCSTATE2	0	CEFE4	BFFE41	BFFE40	0	CEFE3	BFFE31	BFFE30	0	CEFE2	BFFE21	BFFE20	0	CEFE1	BFFE11	BFFE10	FFFFF6E6H	0000H

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>14, 10, 6, 2</td><td>CEFEx</td><td>Indicates the capture/compare event occurrence status.
0: In capture register mode: No capture operation has occurred.
In compare register mode: No compare match has occurred.
1: In capture register mode: At least one capture operation has occurred.
In compare register mode: At least one compare match has occurred.

Caution: The CEFEx bit can be cleared (0) by performing write access to the CCSTATEn register while no capture operation or compare match occurs. Bit manipulation instructions are not allowed.</td></tr>
<tr><td>13, 12, 9, 8, 5, 4, 1, 0</td><td>BFFEx1, BFFEx0</td><td>Indicates the capture buffer status.
<table>
<tr><th>BFFEx1</th><th>BFFEx0</th><th>Capture Buffer Status</th></tr>
<tr><td>0</td><td>0</td><td>No value in buffer</td></tr>
<tr><td>0</td><td>1</td><td>Sub-channel x master register (CVPExn) contains a capture value. Slave register (CVSExn) does not contain a value.</td></tr>
<tr><td>1</td><td>0</td><td>Both sub-channel x master register (CVPExn) and slave register (CVSExn) contain a capture value.</td></tr>
<tr><td>1</td><td>1</td><td>Unused</td></tr>
</table>
Caution: The BFFEx1 and BFFEx0 bits return a value only when sub-channel x sub capture/compare register (CVSExn) buffer operation (bit BFEEx of CMSEmn register = 1) is selected or when capture register mode (bit CCSEx of CMSEmn register = 0) is selected. Zero is read when the compare register mode (CCSEx bit = 1) is selected.</td></tr>
</table>

Caution: The BFFEx1 and BFFEx0 bits are read-only bits.

Remark: x = 1 to 4
n = 0 to 2
m = 12, 34

(11) Timer E output delay registers 0 to 2 (ODELE0 to ODELE2)

The ODELEn register sets the output delay operation synchronized with the clock to the TOExn pin's output delay circuit (x = 1 to 4) (n = 0 to 2).
This register can be read/written in 16-, 8-, or 1-bit units.

Figure 8-24: Timer E Output Delay Registers 0 to 2 (ODELE0 to ODELE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ODELE0	0	ODLE42	ODLE41	ODLE40	0	ODLE32	ODLE31	ODLE30	0	ODLE22	ODLE21	ODLE20	0	ODLE12	ODLE11	ODLE10	FFFFF668H	0000H
ODELE1	0	ODLE42	ODLE41	ODLE40	0	ODLE32	ODLE31	ODLE30	0	ODLE22	ODLE21	ODLE20	0	ODLE12	ODLE11	ODLE10	FFFFF6A8H	0000H
ODELE2	0	ODLE42	ODLE41	ODLE40	0	ODLE32	ODLE31	ODLE30	0	ODLE22	ODLE21	ODLE20	0	ODLE12	ODLE11	ODLE10	FFFFF6E8H	0000H

Bit Position	Bit Name	Function
14 to 12, 10 to 8, 6 to 4, 2 to 0	ODLEx2, ODLEx1, ODLEx0	Specifies output delay operation of TOExn

ODLEx2	ODLEx1	ODLEx0	Set Output Delay Operation
0	0	0	Don't perform output delay operation.
0	0	1	Set output delay of 1 system clock.
0	1	0	Set output delay of 2 system clocks.
0	1	1	Set output delay of 3 system clocks.
1	0	0	Set output delay of 4 system clocks.
1	0	1	Set output delay of 5 system clocks.
1	1	0	Set output delay of 6 system clocks.
1	1	1	Set output delay of 7 system clocks.

Remark: The ODLEx2 to ODLEx0 bits are used for EMI counter measures.

Remark: x = 1 to 4
n = 0 to 2

(12) Timer E software event capture registers 0 to 2 (CSCE0 to CECE2)

The CSCE0n register sets capture operation by software in the capture register mode (n = 0 to 2). This register can be read/written in 16-bit units.

Figure 8-25: Timer E Software Event Capture Registers 0 to 2 (CSCE0 to CSCE2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CSCE0	0	0	0	0	0	0	0	0	0	0	SEVE5	SEVE4	SEVE3	SEVE2	SEVE1	SEVE0	FFFFF66AH	0000H
CSCE1	0	0	0	0	0	0	0	0	0	0	SEVE5	SEVE4	SEVE3	SEVE2	SEVE1	SEVE0	FFFFF6AAH	0000H
CSCE2	0	0	0	0	0	0	0	0	0	0	SEVE5	SEVE4	SEVE3	SEVE2	SEVE1	SEVE0	FFFFF6EAH	0000H

Bit Position	Bit Name	Function
5 to 0	SEVEx	Specifies capture operation by software in capture register mode of sub-channel x of the corresponding timer TMEn. 0: Continue normal operation. 1: Perform capture operation.

Cautions: 1. The SEVEx bit ignores the settings of the EEVEx and the LNKEx bits of the CMSEmn register.

2. The SEVEx bit is automatically cleared (0) at the end of an event.

Remark: x = 0 to 5
n = 0 to 2
m = 12, 34, 05

8.2.5 Operation

(1) Edge detection

The edge detection timing is shown below.

Figure 8-26: Edge Detection Timing



Note: The set values of the TESyE1, TESyE0 bits and the CESE1, CESE0 bits of the CSEn register, and the IESEx1, IESEx0 bits of the SESEn register are shown.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock

2. CT: TBASEyn count signal input in the 16-bit mode
ECLR: External control signal input from TCLREn pin input
ED1, ED2: Capture event signal input from edge selection circuit
MUXTB0: TBASE0n multiplex signal
TCOUNTEy: Timer En count enable signal input of time base TBASEyn
TIEx: Timer En sub-channel x capture event signal pin input
TCLREn: Timer En clear signal pin input

3. x = 0 to 5
y = 0, 1
n = 0 to 2

(2) Basic operation of timer E

Figures 8-27 to 8-30 show the basic operation of timer E.

Figure 8-27: Timer E Up Count Timing

(When TCREn Register's UDSEy1, UDSEy0 Bits = 00B, ECEEy Bit = 0, ECREy Bit = 0, CLREy Bit = 0, CASE1 Bit = 0)



Notes: **1.** Bits OSTEy, CEEy of TCREn register
2. Controls TBASE0n/TBASE1n clear by sub-channel 0/5 compare match or count direction.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT: Count value of time base TBASEyn
CT: TBASEyn count signal input in the 16-bit mode
R: Compare match signal input (sub-channel 0/5)
3. y = 0, 1
n = 0 to 2

Figure 8-28: External Control Timing of Timer E

(When TCREn Register's UDSEy1, UDSEy0 Bits = 00B, OSTEy Bit = 0, CEEy Bit = 1, CASE1 Bit = 0)



Note: Bits ECEEy, ECREy, CLREy of TCREn register.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT: Count value of time base TBASEyn
CT: TBASEyn count signal input in the 16-bit mode
ECLR: External control signal input from TCLREn pin input
3. y = 0, 1
n = 0 to 2

Figure 8-29: Operation in Timer E Up/Down Count Mode

(When TCREn Register's ECEEy bit = 0, ECREy Bit = 0, CLREy Bit = 0, OSTEy Bit = 0, CEEy Bit = 1, CASE1 Bit = 0)



Notes: **1.** UDSEy1, UDSEy0 bits of TCREn register
2. Controls TBASE0n/TBASE1n clear by sub-channel 0/5 compare match or count direction.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT: Count value of time base TBASEyn
CT: TBASEyn count signal input in 16-bit mode
ECLR: External control signal input from TCLREn pin input
R: Compare match signal input (sub-channel 0/5)
3. y = 0, 1
n = 0 to 2

Figure 8-30: Timer E Timing in 32-Bit Cascade Operation Mode

(When TCREn Register's UDSEy1, UDSEy0 Bits = 00B, ECEEy Bit = 0, ECREy Bit = 0, CLREy Bit = 0, OSTEy Bit = 0, CEEy Bit = 1, CASE1 Bit = 1)



Note: If, in the 32-bit mode, CASC (CNT = MAX for TBASE0n) is input to TBASE1n and the CTC rising edge is detected, TBASE1n performs count operation.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CASC: TBASE1n count signal input in 32-bit mode
CNT (TBy): Count value of time base TBASEyn
CTC: TBASE1n count signal input in 32-bit mode
3. y = 0, 1
n = 0 to 2

(3) Operation of capture/compare register (sub-channels 1 to 4)

Sub-channels 1 to 4 receive the count value of the timer TMEn multiplex count generation circuit (n = 0 to 2).

The multiplex count generation circuit is an internal unit of the time base counters TBASE0n, TBASE1n that supplies the multiplex count value MUXCNT to sub-channels 1 to 4. The count value of TBASE0n is output to sub-channels 1 to 4 at the rising edge of MUXTB0, and the count value of TBASE1n is output to sub-channels 1 to 4 at the rising edge of MUXTB1.

Figure 8-31 shows the block diagram of the timer TMEn multiplex count generation circuit, and Figure 8-32 shows the multiplex count timing.

Figures 8-33 to 8-38 show the operation of the capture/compare register (sub-channels 1 to 4).

Figure 8-31: Block Diagram of Timer E Multiplex Count Generation Circuit



Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock

2. CNT: Count value of time base TBASE0n/TBASE1n
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
MUXCNT: Count value to sub-channel x

3. x = 1 to 4
n = 0 to 2

Figure 8-32: Timer E Multiplex Count Timing



Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT (TB0): Count value of time base TBASE0n
CNT (TB1): Count value of time base TBASE1n
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
MUXCNT: Count value to sub-channel x
TB0, TB1: Time base TBASE0n, TBASE1n
3. x = 1 to 4
n = 0 to 2

Figure 8-33: Timer E Capture Operation: 16-Bit Buffer-Less Mode

(When Operation Is Delayed Through Setting of LNKEx Bit of CMSEmn Register, and CMSEmn Register's CCSEx Bit = 0, BFEEx Bit = 0, EEVEx Bit = 1, and CSCEn Register's SEVEx Bit = 0)



Notes: **1.** Bits TB0Ex, TB1Ex of CMSEmn register
2. If an event occurs in this timing, it is ignored.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CAPTURE_P: Capture trigger signal of main capture register
CAPTURE_S: Capture trigger signal of sub capture register
ED1, ED2: Capture event signal input from edge selection circuit
MUXCNT: Count value to sub-channel x
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
READ_ENABLE_P: Read timing for CVPExn register
TB0, TB1: Time base TBASE0n, TBASE1n
3. x = 1 to 4
m = 12, when x = 1 or 2
m = 34, when x = 3 or 4
n = 0 to 2

Figure 8-34: Timer E Capture Operation: Mode with 16-Bit Buffer

(When CMSEmn Register's TB1Ex Bit = 0, TB0Ex Bit = 1, CCSEx Bit = 0, LNKEx Bit = 0, BFEEx Bit = 1, EEVEx Bit = 1, and CSCEn Register's SEVEx Bit = 0)



Notes:
1. To operate TBASE0n, TBASE1n in this mode, perform capture at least twice at the start of operation and read the CVPExn register. Also, read the CVPExn register after performing capture at least once.
2. Write operation to the CVPExn register is not performed at these signal inputs because the CVSExn register operates as a buffer.
3. After this timing, write operation from the CVSExn register to the CVPExn register is enabled.

Remarks:
1. $f_{CLK} = f_{CPU}$: Base clock
2. BUFFER: Timing of write operation from CVSExn register to CVPExn register
   CAPTURE_P: Capture trigger signal of main capture register
   CAPTURE_S: Capture trigger signal of sub capture register
   ED1: Capture event signal input from edge selection circuit
   MUXCNT: Count value to sub-channel x
   MUXTB0: Multiplex signal of TBASE0n
   MUXTB1: Multiplex signal of TBASE1n
   READ_ENABLE_P: Read timing of CVPExn register
   TB0, TB1: Time base TBASE0n, TBASE1n
3. x = 1 to 4
   m = 12, when x = 1 or 2
   m = 34, when x = 3 or 4
   n = 0 to 2

Figure 8-35: Timer E Capture Operation: 32-Bit Cascade Operation Mode

(When CMSEmn Register's TB1Ex Bit = 1, TB0Ex Bit = 1, CCSEx Bit = 0, LNKEx Bit = 0, BFEEx Bit = Arbitrary, EEVEx Bit = 1, and CSCEn Register's SEVEx Bit = 0)



Notes: **1.** TBASE1n performs count operation when, in the 32-bit mode, CASC (CNT = MAX. for TBASE0n) is input to TBASE1n and the rising edge of CTC is detected.
2. If an event occurs during this timing, it is ignored.
3. CPU read access is not performed in this timing (wait status).

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CAPTURE_P: Capture trigger signal of main capture register
CAPTURE_S: Capture trigger signal of sub capture register
CASC: TBASE1n count signal in 32-bit mode
CNT (TB0): Count value of time baser TBASE0n
CNT (TB1): Count value of time baser TBASE1n
ED1: Capture event signal input from edge selection circuit
MUXCNT: Count value to sub-channel x
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
READ_ENABLE_P: Read timing of CVPExn register
TB0, TB1: Time base TBASE0n, TBASE1n
TCOUNTE0: Timer TMEn count enable signal input of time base TBASE0n
TCOUNTE1: Timer TMEn count enable signal input of time base TBASE1n
3. x = 1 to 4
m = 12, when x = 1 or 2
m = 34, when x = 3 or 4
n = 0 to 2

Figure 8-36: Timer E Capture Operation: Capture Control by Software and Trigger Timing

(When CMSEmn Register's TB1Ex Bit = 0, TB0Ex Bit = 1, CCSEx Bit = 0, LNKEx Bit = 0, BFEEx Bit = 1)



Notes: **1.** EEVEx bit of CMSEmn register
2. SEVEx bit of CSCEn register

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. BUFFER: Timing of write operation from CVSExn register to CVPExn register
CAPTURE_P: Capture trigger signal of main capture register
CAPTURE_S: Capture trigger signal of sub capture register
ED1: Capture event signal input from edge selection circuit
MUXCNT: Count value to sub-channel x
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
TB0, TB1: Time base TBASE0n, TBASE1n
3. x = 1 to 4
m = 12, when x = 1 or 2
m = 34, when x = 3 or 4
n = 0 to 2

Figure 8-37: Timer E Compare Operation: Buffer-Less Mode

(When CMSEmn Register's CCSEx Bit = 1, LNKEx Bit = Arbitrary, BFEEx Bit = 0)



Notes: **1.** TB1Ex, TB0Ex bits of CMSEmn register
2. No interrupt is generated due to compare match with counter differing from TB1Ex, TB0Ex bit settings.
3. TINTCCExn is generated to match the cycle from rising edge to falling edge of MUXTB0.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. MUXCNT: Count value to sub-channel x
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
RELOAD1: Compare match signal
RELOAD_PRIMARY: Timing of write operation from CVSExn register to CVPExn register
WRITE_ENABLE_S: Timing of CVSExn register write operation
TB0, TB1: Time base TBASE0n, TBASE1n
3. x = 1 to 4
m = 12, when x = 1 or 2
m = 34, when x = 3 or 4
n = 0 to 2

Figure 8-38: Timer E Compare Operation: Mode with Buffer

(When CMSEmn Register's CCSEx Bit = 1, BFEEx Bit = 1, and Operation Is Delayed Through Setting of LNKEx Bit)



Note: LNKEx bit of CMSEmn register

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock

2. MUXCNT: Count value to sub-channel x
MUXTB0: Multiplex signal of TBASE0n
MUXTB1: Multiplex signal of TBASE1n
RELOAD1: Compare match signal
RELOAD2A: Zero count signal input of TBASE0n (occurs when TBASE0n = 0000H)
RELOAD_PRIMARY: Timing of write operation from CVSExn register to CVPExn register
WRITE_ENABLE_S: Timing of CVSExn register write operation
TB0, TB1: Time base TBASE0n, TBASE1n

3. x = 1 to 4
m = 12, when x = 1 or 2
m = 34, when x = 3 or 4
n = 0 to 2

(4) Operation of capture/compare register (sub-channels 0, 5)

Figures 8-39 and 8-40 show the operation of the capture/compare register (sub-channels 0, 5).

Figure 8-39: Timer E Capture Operation: Count Value Read Timing

(When CMSE05n Register's CCSEx Bit = 0, EEVEx Bit = 1, and CSCEn Register's SEVEx Bit = 0)



Notes: **1.** LNKEx bit of CMSE05n register
2. If an event occurs in this timing, it is ignored.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT: Count value of time base TBASEyn
CAPTURE_S: Capture trigger signal of sub capture register
ED1, ED2: Capture event signal inputs from edge selection circuit
READ_ENABLE_S: Read timing for CVSExn register
3. x = 0, 5
y = 0, when x = 0
y = 1, when x = 5
n = 0 to 2

Figure 8-40: Timer E Compare Operation: Timing of Compare Match and Write Operation to Register

(When CMSE05n Register's CCSEx Bit = 1, EEVEx Bit = Arbitrary, and CSCE0n Register's SEVEx Bit = Arbitrary, and TCRLn Register's UDSEy1 Bit = 0, UDSEy0 Bit = 0)



Notes: **1.** Controls TBASEyn clear by sub-channel x compare match and count direction.
2. MATCH is forwarded to the R input of the timebase(s).
3. The pulse width is always 1 clock.

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. CNT: Count value of time base TBASEyn
MATCH: CVSExn register compare match timing
R: Compare match input (sub-channel x)
3. x = 0, 5
y = 0, when x = 0
y = 1, when x = 5
n = 0 to 2

(5) Operation of output circuit

Figures 8-41 to 8-44 show the output circuit operation.

Figure 8-41: Timer E Signal Output Operation: Toggle Mode 0 and Toggle Mode 1

(When OCTLEn Register's SWFEx Bit = 0, and ODELEn Register's ODLEx2 to ODLEx0 Bits = 0)



Note: ALVEx, OTMEx1, OTMEx0 bits of OCTLEn register

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock

2. RA: Zero count signal input of TBASE0n (output circuit reset signal)
RB: Zero count signal input of TBASE1n (output circuit reset signal)
RN: Interrupt signal input of sub-channel x (output circuit reset signal)
S/T: Interrupt signal input of sub-channel x (output circuit set signal)

3. x = 1 to 4
n = 0 to 2

Figure 8-42: Timer E Signal Output Operation: Toggle Mode 2 and Toggle Mode 3

(When OCTLEn Register's SWFEx Bit = 0, and ODELEn Register's ODLEx2 to ODLEx0 Bits = 0)



Note: ALVEx, OTMEx1, OTMEx0 bits of OCTLEn register

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock

2. RA: Zero count signal input of TBASE0n (output circuit reset signal)
RB: Zero count signal input of TBASE1n (output circuit reset signal)
RN: Interrupt signal input of sub-channel x (output circuit reset signal)
S/T: Interrupt signal input of sub-channel x (output circuit set signal)

3. x = 1 to 4
n = 0 to 2

Figure 8-43: Timer E Signal Output Operation: During Software Control

(When OCTLEn Register's OTMEx1, OTMEx0 Bits = Arbitrary, SWFEx Bit = 1, and ODELEn Register's ODLEx2 to ODLEx0 Bits = 0)



Note: ALVEx bit of OCTLEn register

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. x = 1 to 4
n = 0 to 2

Figure 8-44: Timer E Signal Output Operation: During Delay Output Operation

(When OCTLEn Register's OTMEx1, OTMEx0 Bits = 0, ALVEx = 0, SWFEx Bit = 0)



Note: Refer to (11)"Timer E output delay registers 0 to 2 (ODELE0 to ODELE2)" on page 261

Remarks: **1.** $f_{CLK} = f_{CPU}$: Base clock
2. x = 1 to 4
n = 0 to 2

Chapter 9 Watch Timer

9.1 Function

The watch timer has the following functions:

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time.

Figure 9-1shows the block diagram of the watch timer.

Figure 9-1: Block Diagram of Watch Timer



(1) Watch timer

The watch timer generates an interrupt request (INTWT) at time intervals of 512 µs or 2.097 s by using the subsystem clock f_{CKSEL1} or f_{CKSEL2} or the derived 11-bit prescaler clock from f_{CKSEL1} or f_{CKSEL2} (refer to Figure 7-1: “Block Diagram of the Clock Generator” on page 207).

(2) Interval timer

The interval timer generates an interrupt request (INTWTI) at time intervals specified in advance.

Table 9-1: Interval Time of Interval Timer (f_{SUB} = 4 MHz)

Interval Time	fw = f_{CKSEL2}	fw = f_{CKSEL1}
2^4 × 1/fw	2.408 ms	512 µs
2^5 × 1/fw	4.096 ms	1.024 ms
2^6 × 1/fw	8.192 ms	2.048 ms
2^7 × 1/fw	16.384 ms	4.096 ms
2^8 × 1/fw	32.768 ms	8.192 ms
2^9 × 1/fw	65.536 ms	16.384 ms
2^{10} × 1/fw	131.072 ms	32.768 ms
2^{11} × 1/fw	262.144 ms	65.536 ms

Remarks: 1. fw: Watch timer clock frequency
2. interval times change accordingly if f_{SUB} = 5 MHz

9.2 Configuration

The watch timer consists of the following hardware:

Table 9-2: Configuration of Watch Timer

Item	Configuration
Counter	5 bits × 1
Prescaler	11 bits × 1
Control register	Watch timer mode control register (WTM)

9.3 Watch Timer Control Register

The watch timer mode control register (WTM) controls the watch timer.

(1) Watch timer mode control register (WTM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the set time of the watch flag.

WTM is set by a 1-bit or 8-bit memory manipulation instruction.

Figure 9-2: Watch Timer Mode Control Register (WTM)

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
WTM	WTM7	WTM6	WTM5	WTM4	WTM3	WTM2	WTM1	WTM0	FFFFF560H	R/W	00H

WTM6	WTM5	WTM4	Selects Interval Time of Prescaler (f_{SUB} = 4 MHz)
0	0	0	2^4/fw (2.408 ms, 512 µs)
0	0	1	2^5/fw (4.096 ms, 1.024 ms)
0	1	0	2^6/fw (8.192 ms, 2.048 ms)
0	1	1	2^7/fw (16.384 ms, 4.096 ms)
1	0	0	2^8/fw (32.768 ms, 8.192 ms)
1	0	1	2^9/fw (65.536 ms, 16.384 ms)
1	1	0	2^{10}/fw (131.072 ms, 32.768 ms)
1	1	1	2^{11}/fw (262.144 ms, 62.536 ms)

WTM3	WTM2	Selects Set Time of Watch Flag
0	0	2^{14}/fw (2.097152 s, 524.188 ms)
0	1	2^{13}/fw (1.048576 ms, 262.144 ms)
1	0	2^5/fw (4.096 ms, 1.024 ms)
1	1	2^4/fw (2.048 ms, 512 µs)

WTM1	Controls Operation of 5-bit Counter
0	Clears after operation stops
1	Starts

WTM0	Enables Operation of Watch Timer
0	Stops operation (clears both prescaler and timer)
1	Enables operation

WTM7	Selects main input frequency from prescaler
0	Clock input f_{CKSEL1} is selected
1	Clock input f_{CKSEL2} is selected

Remarks: 1. fw: Watch timer clock frequency
2. Values in parentheses apply when fxx = 4 MHz (Refer to **Chapter 7 Clock Generator**)

Sub Clock f_{SUB}	Input Clock	fw
4 MHz	f_{CKSEL1}	31250 Hz
4 MHz	f_{CKSEL2}	7812.5 Hz
5 MHz	f_{CKSEL1}	39062.5 Hz
5 MHz	f_{CKSEL2}	9765.625 Hz

9.4 Operations

9.4.1 Operation as watch timer

The watch timer operates with time intervals from 2.09715 s to 512 μs[Note] with fw of 31250 Hz / 7812.5 Hz.
The watch timer generates an interrupt request at fixed time intervals.
The count operation of the watch timer is started when bits 0 (WTM0) and 1 (WTM1) of the watch timer mode control register (WTM) are set to 1. When these bits are cleared to 0, the 11-bit prescaler and 5-bit counter are cleared, and the watch timer stops the count operation.
When the interval timer function is started at the same time, the watch timer can be started from 0 second by resetting WTM1 to 0. However, an error of up to 2.09715 s to 512 μs may occur when the watch timer overflows (INTWT).

Notes: **1.** f_{SUB} = 4 MHz with fw of 31250 Hz [f_{CKSEL1}] / 7812.5 Hz [f_{CKSEL2}]
2. f_{SUB} = 5 MHz with fw of 39062.5 Hz [f_{CKSEL1}] / 9765.625 Hz [f_{CKSEL2}]

9.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt at intervals specified by a count value set in advance.
The interval time can be selected by bits 4 through 6 (WTM4 through WTM6) of the watch timer mode control register (WTM).

Table 9-3: Interval Time of Interval Timer

WTM6	WTM5	WTM4	Interval Time	fw = f_{CKSEL2}[Note]	fw = f_{CKSEL1}[Note]
0	0	0	2^4 × 1/fw	2.408 ms	512 μs
0	0	1	2^5 × 1/fw	4.096 ms	1.024 ms
0	1	0	2^6 × 1/fw	8.192 ms	2.048 ms
0	1	1	2^7 × 1/fw	16.384 ms	4.096 ms
1	0	0	2^8 × 1/fw	32.768 ms	8.192 ms
1	0	1	2^9 × 1/fw	65.536 ms	16.384 ms
1	1	0	2^{10} × 1/fw	131.072 ms	32.768 ms
1	1	1	2^{11} × 1/fw	262.144 ms	65.536 ms

Note: f_{SUB} = 4 MHz

Remark: fw: Watch timer clock frequency

Figure 9-3: Operation Timing of Watch Timer/Interval Timer



Notes: **1.** f_{SUB} = 4 MHz with fw of 31250 Hz [f_{CKSEL1}] / 7812.5 Hz [f_{CKSEL2}]
2. f_{SUB} = 5 MHz with fw of 39062.5 Hz [f_{CKSEL1}] / 9765.625 Hz [f_{CKSEL2}]

Remarks: **1.** fw: Watch timer clock frequency
2. n: Interval timer operation numbers

Chapter 10 Watchdog Timer

10.1 Features:

- Generates reset or NMI (selectable)
- Have to be started once by software control (afterwards protected)
- Will operate at system frequency divided by 4 to get a lower watch limit of 1ms.

Figure 10-1: Block Diagram of Watchdog Timer Unit



10.2 Watchdog timer mode

This mode detects program runaway. When runaway is detected, a non-maskable interrupt can be generated.

Table 10-1: Runaway Detection Time by Watchdog Timer

Clock	Runaway detection time	
	f_{SUB} = 4 MHz	f_{SUB} = 5 MHz
$2^{15}/f_{CKSEL1}$	1.04 s	0.839 s
$2^{14}/f_{CKSEL1}$	0.52 s	0.419 s
$2^{6}/f_{CKSEL1}$	0.002 s	0.0016 s
$2^{5}/f_{CKSEL1}$	0.001 s	0.0008 s
$2^{15}/f_{CKSEL2}$	4.19 s	3.355 s
$2^{14}/f_{CKSEL2}$	2.097 s	1.677 s
$2^{6}/f_{CKSEL2}$	0.008 s	0.006 s
$2^{5}/f_{CKSEL2}$	0.004 s	0.003

Note: f_{SUB} = 4 MHz with fw of 31250 Hz [f_{CKSEL1}] / 7812.5 Hz [f_{CKSEL2}]
f_{SUB} = 5 MHz with fw of 39062.5 Hz [f_{CKSEL1}] / 9765.625 Hz [f_{CKSEL2}]

10.3 Control Register

10.3.1 Watchdog timer mode register (WDTM)

This register sets the operating mode of the watchdog timer, and enables and disables counting.
This register sets the overflow times of the watchdog timer.
WDTM is set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets WDTM to 00H.

Figure 10-2: Watchdog timer mode register (WDTM)

	7	6	5	4	3	2	1	0	Address	R/W	At Reset
WDTM	WDTEN	WDTM	0	0	0	WDCK2	WDCK1	WDCK0	FFFFF570H	R/W	00H

Bit name	Function
WDTEN	Watch Dog Timer enable Starts/Stops and clears Watch Dog Timer 0: Watch Dog Timer not started 1: clear counter and start counting/continue counting **Note:** Once set, only a reset signal clears this bit!
WDTM	Watch Dog Timer Mode Selects event type: 0: watch dog timer generates NMI 1: watch dog timer generates reset (once set to 1, only reset can clear)
WTCK2 to WTCK0	Count Enable Select

WTCK2	WTCK1	WTCK0	Watchdog Time
0	0	0	$2^{15}/f_{CKSEL1}$ (4 MHz: → 1.04 s)
0	0	1	$2^{14}/f_{CKSEL1}$ (4 MHz: → 0.52 s)
0	1	0	$2^{6}/f_{CKSEL1}$ (4 MHz: → 0.002 s)
0	1	1	$2^{5}/f_{CKSEL1}$ (4 MHz: → 0.001 s)
1	0	0	$2^{15}/f_{CKSEL2}$ (4 MHz: → 4.19 s)
1	0	1	$2^{14}/f_{CKSEL2}$
1	1	0	$2^{6}/f_{CKSEL2}$
1	1	1	$2^{5}/f_{CKSEL2}$

Notes: **1.** $f_{CKSEL1} = f_{SUB} / 128$; $f_{CKSEL2} = f_{SUB} / 512$
2. for f_{CKSEL1}/f_{CKSEL2} refer to **Figure 7-2: Main system clock oscillator**

Note: If WDTEN is once set to 1, the register cannot be cleared to 0 by software. Therefore, when the count starts, the count cannot be stopped except by $\overline{\text{RESET}}$ input.

Caution: If WDTEN is set to 1, the register cannot be cleared. The actual overflow time is a maximum of 0.5% less than the set time.

10.4 Operation

10.4.1 Operating as watchdog timer

Set bit 6 (WDTM) of the watchdog timer mode register (WDTM) to 1 to operate as a watchdog timer to detect program runaway and generate an RESET signal.
Setting bit 7 (WDTEN) of WDTM to 1 starts the count. After counting starts, if WDTEN is set to 1 again within the set time interval for runaway detection, the watchdog timer is cleared and counting starts again.
If WDTEN is not set to 1 and the runaway detection time has elapsed, a non-maskable interrupt (NMI-WDT) or a RESET is generated.
The watchdog timer stops running in the STOP mode. Consequently, set WDTEN to 1 and clear the watchdog timer before entering the STOP mode.

Caution: Sometimes, the actual runaway detection time is a maximum of 0.5% less than the set time.

Table 10-2: Runaway Detection Time by Watchdog Timer

Clock	Runaway detection time	
	f_{SUB} = 4 MHz	f_{SUB} = 5 MHz
$2^{15}/f_{CKSEL1}$	1.04 s	0.839 s
$2^{14}/f_{CKSEL1}$	0.52 s	0.419 s
$2^{6}/f_{CKSEL1}$	0.002 s	0.0016 s
$2^{5}/f_{CKSEL1}$	0.001 s	0.0008 s
$2^{15}/f_{CKSEL2}$	4.19 s	3.355 s
$2^{14}/f_{CKSEL2}$	2.097 s	1.677 s
$2^{6}/f_{CKSEL2}$	0.008 s	0.006 s
$2^{5}/f_{CKSEL2}$	0.004 s	0.003 s

[MEMO]

Chapter 11 Serial Interface Function

11.1 Features

The serial interface function provides four types of serial interfaces combining a total of seven transmit/receive channels. All channels can be used simultaneously.
The four interface formats are as follows.

(1) Asynchronous serial interfaces (UART0, UART1): 2 channels
(2) Clocked serial interfaces (CSI0, CSI1): 2 channels
(3) FCAN controller: 1 channels
(4) FVAN controller: 2 channels

Remark: For details about the FCAN controller, refer to **Chapter 12 FCAN Interface Function**.
For details about the FVAN controller, refer to **Chapter 13 Full VAN (FVAN)**

UART0 and UART1, transmit/receive 1-byte serial data following a start bit and support full-duplex communication.
CSI0 and CSI1 perform data transfer according to three types of signals, namely serial clocks ($\overline{\text{SCK0}}$, $\overline{\text{SCK1}}$), serial inputs (SI0, SI1), and serial outputs (SO0, SO1) (3-wire serial I/O).
FCAN conforms to CAN specification Ver. 2.0 Part B, and provides 64-message buffers.
Both FVAN are fully compliant with the VAN ISO standard ISO/11519-3 and consists each of a 256 byte RAM and register area.

11.2 Asynchronous Serial Interfaces 0, 1 (UART0, UART1)

11.2.1 Features

- Transfer rate: 300 bps to 625 Kbps
  (using a dedicated baud rate generator and an internal system clock of 20 MHz)

- Full-duplex communications
  - On-chip reception buffer register (RXBn)
  - On-chip transmission buffer register (TXBn)

- Two-pin configuration
  - TXDn: Transmit data output pin
  - RXDn: Receive data input pin

- Reception error detection functions
  - Parity error
  - Framing error
  - Overrun error

- Interrupt sources: 3 types
  - Reception error interrupt (INTSERn): Interrupt is generated according to the logical OR of the three types of reception errors.
  - Reception completion interrupt (INTSRn): Interrupt is generated when receive data is transferred from the shift register to the reception buffer register after serial transfer is completed during a reception enabled state.
  - Transmission completion interrupt (INTSTn): Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the shift register is completed.

- Character length: 7 or 8 bits

- Parity functions: Odd, even, 0, or none

- Transmission stop bits: 1 or 2 bits

- On-chip dedicated baud rate generator

Remark: n = 0, 1

11.2.2 Configuration

UARTn is controlled by the asynchronous serial interface mode register (ASIMn), asynchronous serial interface status register (ASISn), and asynchronous serial interface transmission status register (ASIFn). Receive data is maintained in the reception buffer register (RXBn), and transmit data is written to the transmission buffer register (TXBn).
Figure 11-1 shows the configuration of the asynchronous serial interface (UARTn) (n = 0, 1).

(1) Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1)

The ASIMn register is an 8-bit register for specifying the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1)

The ASISn register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are reset (0) when the ASISn register is read.

(3) Asynchronous serial interface transmission status registers 0, 1 (ASIF0, ASIF1)

The ASIFn register is an 8-bit register that indicates the status when a transmit operation is performed.
This register consists of a transmission buffer data flag, which indicates the hold status of TXBn data, and the transmission shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASISn register.

(5) Reception shift register

This is a shift register that converts the serial data that was input to the RXDn pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the reception buffer register (RXBn).
This register cannot be directly manipulated.

(6) Reception buffer registers 0, 1 (RXB0, RXB1)

RXBn is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.
During a reception enabled state, receive data is transferred from the reception shift register to the RXBn, synchronized with the end of the shift-in processing of one frame.
Also, the reception completion interrupt request (INTSRn) is generated by the transfer of data to the RXBn.

(7) Transmission shift register

This is a shift register that converts the parallel data that was transferred from the transmission buffer register (TXBn) to serial data.
When one byte of data is transferred from the TXBn, the shift register data is output from the TXDn pin.
This register cannot be directly manipulated.

(8) Transmission buffer registers 0, 1 (TXB0, TXB1)

TXBn is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to TXBn. The transmission completion interrupt request (INTSTn) is generated synchronized with the completion of transmission of one frame.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXBn register, according to the contents that were set in the ASIMn register.

Figure 11-1: Asynchronous Serial Interfaces 0, 1 Block Diagram



Remark: n = 0, 1

11.2.3 Control registers

(1) Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1)

The ASIMn register is an 8-bit register that controls the UARTn transfer operation.
This register can be read/written in 8 bit or 1-bit units (n = 0, 1).

Figure 11-2: Asynchronous Serial Interface Mode Registers 0, 1 (ASIM0, ASIM1) (1/3)

	7	6	5	4	3	2	1	0	Address	Initial value
ASIM0	CAE	TXE	RXE	PS1	PS0	CL	SL	ISRM	FFFFFA00H	01H

	7	6	5	4	3	2	1	0	Address	Initial value
ASIM1	CAE	TXE	RXE	PS1	PS0	CL	SL	ISRM	FFFFFA20H	01H

Bit Position	Bit Name	Function
7	CAE	Enables/disables clock operation. 0: Disable clock operation (reset internal circuit asynchronously.) 1: Enable clock operation UARTn operation clock control and asynchronous reset of the internal circuit are performed with the CAE bit. When the CAE bit is set to 0, the UARTn operation clock stops (fixed to low level), and an asynchronous reset is applied to internal UARTn latch. The TXDn pin output is low level when the CAE bit = 0, and high level when the CAE bit = 1. Therefore, perform CAE setting in combination with port mode register (PM1, PM2, PM6) so as to avoid malfunction on the other side at start-up (Set the port to the output mode after setting the CAE bit to 1). Input from the RXDn pin is fixed to high level with CAE bit = 0.
6	TXE	Enables/disables transfer. 0: Disable transfer (Perform synchronized reset of transfer circuit.) 1: Enable transfer **Cautions: 1. Set the TXE bit to 1 after setting the CAE bit to 1 when starting transfer. Set the CAE bit to 0 after setting the TXE bit to 0 when stopping transfer.** **2. To initialize the transfer unit, clear (0) the TXE bit, and after letting 2 Clock cycles (base clock) elapse, set (1) the TXE bit again. If the TXE bit is not set again, initialization may not be successful. (For details about the base clock, refer to Chapter 11.2.6 Dedicated baud rate generators (BRG) of UARTm (m = 0, 1).)**

Figure 11-2: Asynchronous Serial Interface Mode Registers 0, 1 (ASIM0, ASIM1) (2/3)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>5</td><td>RXE</td><td>Enables/disables reception.
0: Disable reception (Perform synchronous reset of reception circuit)
1: Enable reception
Cautions: 1. Set the RXE bit to 1 after setting the CAE bit to 1 when starting transfer. Set the CAE bit to 0 after setting the RXE bit to 0 when stopping transfer.
2. To initialize the reception unit status, clear (0) the RXE bit, and after letting 2 Clock cycles (base clock) elapse, set (1) the RXE bit again. If the RXE bit is not set again, initialization may not be successful. (For details about the base clock, refer to Chapter 11.2.6 Dedicated baud rate generators (BRG) of UARTm (m = 0, 1).)</td></tr>
<tr><td>4, 3</td><td>PS1, PS0</td><td>Controls parity bit.
<table>
<tr><th>PS1</th><th>PS0</th><th>Transmit Operation</th><th>Receive Operation</th></tr>
<tr><td>0</td><td>0</td><td>Don’t output parity bit</td><td>Receive with no parity</td></tr>
<tr><td>0</td><td>1</td><td>Output 0 parity</td><td>Receive as 0 parity</td></tr>
<tr><td>1</td><td>0</td><td>Output odd parity</td><td>Judge as odd parity</td></tr>
<tr><td>1</td><td>1</td><td>Output even parity</td><td>Judge as even parity</td></tr>
</table>
Cautions: 1. To overwrite the PS1 and PS0 bits, first clear (0) the TXE and RXE bits.
2. If “0 parity” is selected for reception, no parity judgment is performed. Therefore, no error interrupt is generated because the PE bit of the ASISn register is not set.
• Even parity
If the transmit data contains an odd number of bits with the value “1”, the parity bit is set (1). If it contains an even number of bits with the value “1”, the parity bit is cleared (0). This controls the number of bits with the value “1” contained in the transmit data and the parity bit so that it is an even number.
During reception, the number of bits with the value “1” contained in the receive data and the parity bit is counted, and if the number is odd, a parity error is generated.
• Odd parity
In contrast to even parity, odd parity controls the number of bits with the value “1” contained in the transmit data and the parity bit so that it is an odd number. During reception, the number of bits with the value “1” contained in the receive data and the parity bit is counted, and if the number is even, a parity error is generated.</td></tr>
</table>

Remark: When reception is disabled, the reception shift register does not detect a start bit. No shift-in processing or transfer processing to the reception buffer register (RXBn) is performed, and the contents of the RXBn register are retained.
When reception is enabled, the reception shift operation starts, synchronized with the detection of the start bit, and when the reception of one frame is completed, the contents of the reception shift register are transferred to the RXBn register. A reception completion interrupt (INTSRn) is also generated in synchronization with the transfer to the RXBn register.

Figure 11-2: Asynchronous Serial Interface Mode Registers 0, 1 (ASIM0, ASIM1) (3/3)

Bit Position	Bit Name	Function
4, 3	PS1, PS0	• 0 parity During transmission, the parity bit is cleared (0) regardless of the transmit data. During reception, no parity error is generated because no parity bit is checked. • No parity No parity bit is added to transmit data. During reception, the receive data is considered to have no parity bit. No parity error is generated because there is no parity bit.
2	CL	Specifies character length of transmit/receive data. 0: 7 bits 1: 8 bits **Caution: To overwrite the CL bit, first clear (0) the TXE and RXE bits.**
1	SL	Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits **Caution: To overwrite the SL bit, first clear (0) the TXE bit. Since reception is always done using a single stop bit, the SL bit setting does not affect receive operations.**
0	ISRM	Enables/disables generation of reception completion interrupt requests when an error occurs. 0: Generate a reception error interrupt request (INTSERn) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSRn) is generated. 1: Generate a reception completion interrupt request (INTSRn) as an interrupt when an error occurs. In this case, no reception error interrupt request (INTSERn) is generated. **Caution: To overwrite the ISRM bit, first clear (0) the RXE bit.**

(2) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1)

The ASISn register, which consists of 3-bit error flags (PE, FE and OVE), indicates the error status when UARTn reception is completed.

The status flag, which indicates a reception error, always indicates the status of the error that occurred most recently. That is, if the same error occurred several times before the receive data was read, this flag would hold only the status of the error that occurred last.

The ASISn register is cleared to 00H by a read operation. When a reception error occurs, the reception buffer register (RXBn) should be read and the error flag should be cleared after the ASISn register is read.

This register is read-only in 8-bit or 1-bit units (n = 0, 1).

Caution: When the CAE bit or RXE bit of the ASIMn register is set to 0, or when the ASIS0 register is read, the PE, FE, and OVE bits of the ASISn register are cleared (0).

Figure 11-3: Asynchronous Serial Interface Status Registers 0, 1 (ASIS0, ASIS1)

	7	6	5	4	3	2	1	0	Address	Initial value
ASIS0	0	0	0	0	0	PE	FE	OVE	FFFFFA03H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
ASIS1	0	0	0	0	0	PE	FE	OVE	FFFFFA23H	00H

Bit Position	Bit Name	Function
2	PE	This is a status flag that indicates a parity error. 0: When the ASIMn register's CAE and RXE bits are both set to 0, or when the ASISn register has been read 1: When reception was completed, the transmit data parity did not match the parity bit **Caution: The operation of the PE bit differs according to the settings of the PS1 and PS0 bits of the ASIMn register.**
1	FE	This is a status flag that indicates a framing error. 0: When the ASIMn register's CAE and RXE bits are both set to 0, or when the ASISn register has been read 1: When reception was completed, no stop bit was detected **Caution: For receive data stop bits, only the first bit is checked regardless of the number of stop bits.**
0	OVE	This is a status flag that indicates an overrun error. 0: When the ASIMn register's CAE and RXE bits are both 0, or when the ASISn register has been read. 1: UARTn completed the next receive operation before reading the RXBn receive data. **Caution: When an overrun error occurs, the next receive data value is not written to the RXBn register and the data is discarded.**

(3) Asynchronous serial interface transmission status registers 0, 1 (ASIF0, ASIF1)

The ASIFn register, which consists of 2-bit status flags, indicates the status during transmission. By writing the next data to the TXBn register after data is transferred from the TXBn register to the transmission shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the ASIFn register to prevent writing to the TXBn register by mistake. This register is read-only in 8-bit or 1-bit units (n = 0, 1).

Figure 11-4: Asynchronous Serial Interface Transmit Status Registers 0, 1 (ASIF0, ASIF1)

	7	6	5	4	3	2	1	0	Address	Initial value
ASIF0	0	0	0	0	0	0	TXBF0	TXSF0	FFFFFA05H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
ASIF1	0	0	0	0	0	0	TXBF0	TXSF0	FFFFFA25H	00H

Bit Position	Bit Name	Function
1	TXBF	This is a transmission buffer data flag. 0: When the ASIMn register's CAE or TXE bits is 0, or when data has been transferred to the transmission shift register (Data to be transferred next to TXBn register does not exist). 1: Data exists in TXBn register when the TXBn register has been written to (Data to be transferred next exists in TXBn register).
0	TXSF	This is a transmission shift register data flag. It indicates the transmission status of UARTn. 0: When the ASIMn register's CAE or TXE bits is set to 0, or when following transfer completion, the next data transfer from the TXBn register is not performed (waiting transmission) 1: When data has been transferred from the TXBn register (Transmission in progress)

The following table shows relationships between the transmission status and write operations to TXBn register.

TXBF	TXSF	Transmission Status	Write Operation to TXBn
0	0	Initial status or transmission completed	Writing is permitted
0	1	Transmission in progress (no data is in TXBn)	Writing is permitted
1	0	Waiting transmission (data is in TXBn)	Writing is not permitted
1	1	Transmission in progress (data is in TXBn)	Writing is not permitted

Caution: When transmission is performed continuously, data should be written to TXBn register after confirming the TXBF bit value. If writing is not permitted, transmit data cannot be guaranteed when data is written to TXBn register.

(4) Reception buffer registers 0, 1 (RXB0, RXB1)

The RXBn register is an 8-bit buffer register for storing parallel data that had been converted by the reception shift register.

When reception is enabled (RXE bit = 1 in the ASIMn register), receive data is transferred from the reception shift register to the RXBn register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request (INTSRn) is generated by the transfer to the RXBn register. For information about the timing for generating this interrupt request, refer to “Receive operation” on page 308.

If reception is disabled (RXE bit = 0 in the ASIMn register), the contents of the RXBn register are retained, and no processing is performed for transferring data to the RXBn register even when the shift-in processing of one frame is completed. Also, no reception completion interrupt is generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXBn register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (OVE) occurs, the receive data at that time is not transferred to the RXBn register.

Except when a reset is input, the RXBn register becomes FFH even when CAE bit = 0 in the ASIMn register.

This register is read-only in 8-bit or 1-bit units (n = 0, 1).

Figure 11-5: Reception Buffer Registers 0, 1 (RXB0, RXB1)

	7	6	5	4	3	2	1	0	Address	Initial value
RXB0	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA02H	FFH

	7	6	5	4	3	2	1	0	Address	Initial value
RXB1	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA22H	FFH

Bit Position	Bit Name	Function
7 to 0	RXB7 to RXB0	Stores receive data. 0 can be read for RXB7 when 7-bit or character data is received.

(5) Transmission buffer registers 0, 1 (TXB0, TXB1)

The TXBn register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (TXE bit = 1 in the ASIMn register), the transmit operation is started by writing data to TXBn register.

When transmission is disabled (TXE bit = 0 in the ASIMn register), even if data is written to TXBn register, the value is ignored.

The TXBn register data is transferred to the transmission shift register, and a transmission completion interrupt request (INTSTn) is generated, synchronized with the completion of the transmission of one frame from the transmission shift register. For information about the timing for generating this interrupt request, refer to “Transmit operation” on page 304.

When TXBF bit = 1 in the ASIFn register, writing must not be performed to TXBn register.

This register can be read or written in 8-bit or 1-bit units (n = 0, 1).

Figure 11-6: Transmission Buffer Registers 0, 1 (TXB0, TXB1)

	7	6	5	4	3	2	1	0	Address	Initial value
TXB0	TXB7	TXB6	TXB5	TXB4	TXB3	TXB2	TXB1	TXB0	FFFFFA04H	FFH

	7	6	5	4	3	2	1	0	Address	Initial value
TXB1	TXB7	TXB6	TXB5	TXB4	TXB3	TXB2	TXB1	TXB0	FFFFFA24H	FFH

Bit Position	Bit Name	Function
7 to 0	TXB7 to TXB0	Writes transmit data.

11.2.4 Interrupt requests

The following three types of interrupt requests are generated from UART0 and UART1.

- Reception error interrupt (INTSERn)
- Reception completion interrupt (INTSRn)
- Transmission completion interrupt (INTSTn)

The default priorities among these three types of interrupt requests is, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt (n = 0, 1).

Table 11-1: Generated Interrupts and Default Priorities

Interrupt	Priority
Reception error	1
Reception completion	2
Transmission completion	3

(1) Reception error interrupt (INTSER0, INTSER1)

When reception is enabled, a reception error interrupt is generated according to the logical OR of the three types of reception errors explained for the ASISn register. Whether a reception error interrupt (INTSERn) or a reception completion interrupt (INTSRn) is generated when an error occurs can be specified according to the ISRM bit of the ASIMn register.
When reception is disabled, no reception error interrupt is generated.

(2) Reception completion interrupt (INTSR0, INTSR1)

When reception is enabled, a reception completion interrupt is generated when data is shifted in to the reception shift register and transferred to the reception buffer register (RXBn).
A reception completion interrupt request can be generated in place of a reception error interrupt according to the ISRM bit of the ASIMn register even when a reception error has occurred.
When reception is disabled, no reception completion interrupt is generated.

(3) Transmission completion interrupt (INTST0, INTST1)

A transmission completion interrupt is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmission shift register.

11.2.5 Operation

(1) Data format

Full-duplex serial data transmission and reception can be performed.
The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 11-7.
The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the asynchronous serial interface mode register (ASIMn) (n = 0, 1).
Also, data is transferred with LSB first.

Figure 11-7: Asynchronous Serial Interface Transmit/Receive Data Format



- Start bit ⋯ 1 bit
- Character bits ⋯ 7 bits or 8 bits
- Parity bit ⋯ Even parity, odd parity, 0 parity, or no parity
- Stop bits ⋯ 1 bit or 2 bits

(2) Transmit operation

When CAE bit is set to 1 in the ASIMn register, a high level is output from the TXDn pin. Then, when TXE bit is set to 1 in the ASIMn register, transmission is enabled, and the transmit operation is started by writing transmit data to transmission buffer register (TXBn) (n = 0, 1).

(a) Transmission enabled state

This state is set by the TXE bit in the ASIMn register.

- TXE = 1: Transmission enabled state
- TXE = 0: Transmission disabled state

Since UARTn does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(b) Starting a transmit operation

In transmission enabled state, a transmit operation is started by writing transmit data to transmission buffer register (TXBn). When a transmit operation is started, the data in TXBn is transferred to transmission shift register. Then, the transmission shift register outputs data to the TXDn pin (the transmit data is transferred sequential starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(c) Transmission interrupt request

When the transmission shift register becomes empty, a transmission completion interrupt request (INTSTn) is generated. The timing for generating the INTSTn interrupt differs according to the specification of the number of stop bits. The INTSTn interrupt is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXBn register, the transmit operation is suspended.

Caution: Normally, when the transmission shift register becomes empty, a transmission completion interrupt (INTSTn) is generated. However, no transmission completion interrupt (INTSTn) is generated if the transmission shift register becomes empty due to the input of a $\overline{\text{RESET}}$.

Figure 11-8: Asynchronous Serial Interface Transmission Completion Interrupt Timing

(a) Stop bit length: 1



(b) Stop bit length: 2



(3) Continuous transmission operation

UARTn can write the next transmit data to the TXBn register at the time that the transmission shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the INTSTn interrupt service after the transmission of one data frame.

When continuous transmission is performed, data should be written after referencing the ASIFn register to confirm the transmission status and whether or not data can be written to the TXBn register (n = 0, 1).

Caution: Transmit data should be written when the TXBF bit is 0. The transmission unit should be initialized when the TXSF bit is 0. If these actions are performed at other times, the transmit data cannot be guaranteed.

Table 11-2: Transmission Status and Whether or Not Writing Is Enabled

TXBF	TXSF	Transmission Status	Whether or not Write Operation to TXBn is Enabled
0	0	Initial status or transmission completed	Writing is enabled
0	1	Transmission in progress (no data is in TXBn register)	Writing is enabled
1	0	Awaiting transmission (data is in TXBn register)	Writing is not enabled
1	1	Transmission in progress (data is in TXBn register)	Writing is not enabled

(a) Starting procedure

Figure 11-9 shows the procedure to start continuous transmission.

Figure 11-9: Continuous Transmission Starting Procedure



Transmission Starting Procedure	Internal Operation	ASIFn Register	
		TXBF bit	TXSF bit
<1> Set transmission mode		0	0
<2> Write data (1) to TXBn register		1	0
	<3> Generate start bit Start data (1) transmission Note	0	1
<4> Read ASIFn register (confirm that TXBF bit = 0) Write data (2)		1	1
	<<Transmission in progress>>	0	1
	<5> Generate transmission completion interrupt (INTSTn)		
<6> Read ASIFn register (confirm that TXBF bit = 0) Write data (3)		1	1
	<7> Generate start bit Start data (2) transmission		
	<<Transmission in progress>>	0	1
	<8> Generate transmission completion interrupt (INTSTn)		
<9> Read ASIFn register (confirm that TXBF bit = 0) Write data (4)		1	1

Note: For a certain time it may happen that the bit combinations of TXBF and TXSF bits 00B or 11B can be read.

(b) Ending procedure

Figure 11-10: Continuous Transmission End Procedure



Transmission End Procedure	Internal Operation	ASIFn Register	
		TXBF Bit	TXSF Bit
	<1> Transmission of data (n - 2) is in progress	1	1
	<2> Generate transmission completion interrupt (INTSTn)	0	1
<3> Read ASIFn register (confirm that TXBF bit = 0) Write data (n)		1	1
	<4> Generate start bit Start data (n - 1) transmission <<Transmission in progress>>		
	<5> Generate transmission completion interrupt (INTSTn)	0	1
<6> Read ASIFn register (confirm that TXSF bit = 1) There is no write data			
	<7> Generate start bit Start data (n) transmission <<Transmission in progress>>		
	<8> Generate transmission completion interrupt (INTSTn)	0	0
<9> Read ASIFn register (confirm that TXSF bit = 0) Clear (0) the CAE bit or TXE bit of ASIMn register	Initialize internal circuits		

(4) Receive operation

An awaiting reception state is set by setting CAE bit to 1 in the ASIMn register and then setting RXE bit to 1 in the ASIMn register. To start a receive operation, detects a start bit first. The start bit is detected by sampling RXDn pin. When the receive operation begins, serial data is stored sequential in the reception shift register according to the baud rate that was set. A reception completion interrupt (INTSRn) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from the reception buffer register (RXBn) to memory by this interrupt servicing (n = 0, 1).

(a) Reception enabled state

The receive operation is set to reception enabled state by setting the RXE bit in the ASIM0 register to 1.

- RXE bit = 1: Reception enabled state
- RXE bit = 0: Reception disabled state

In reception disabled state, the reception hardware stands by in the initial state. At this time, the contents of the reception buffer register (RXBn) are retained, and no reception completion interrupt or reception error interrupt is generated.

(b) Starting a receive operation

A receive operation is started by the detection of a start bit.
The RXDn pin is sampled according to the serial clock from the dedicated baud rate generator (BRG) of UARTn (n= 0, 1).

(c) Reception completion interrupt

When RXE bit = 1 in the ASIMn register and the reception of one frame of data is completed (the stop bit is detected), a reception completion interrupt (INTSRn) is generated and the receive data within the reception shift register is transferred to RXBn at the same time.
Also, if an overrun error (OVE) occurs, the receive data at that time is not transferred to the reception buffer register (RXBn), and either a reception completion interrupt (INTSRn) or a reception error interrupt (INTSERn) is generated (the receive data within the reception shift register is transferred to RXBn) according to the ISRM bit setting in the ASIMn register.
Even if a parity error (PE) or framing error (FE) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either a reception completion interrupt (INTSRn) or a reception error interrupt (INTSERn) is generated according to the ISRM bit setting in the ASIMn register.
If the RXE bit is reset (0) during a receive operation, the receive operation is immediately stopped. The contents of the reception buffer register (RXBn) and of the asynchronous serial interface status register (ASISn) at this time do not change, and no reception completion interrupt (INTSRn) or reception error interrupt (INTSERn) is generated.
No reception completion interrupt is generated when RXE bit = 0 (reception is disabled).

Figure 11-11: Asynchronous Serial Interface Reception Completion Interrupt Timing



(5) Reception error

The three types of error that can occur during a receive operation are a parity error, framing error, or overrun error. The data reception result is that the various flags of the ASISn register are set (1), and a reception error interrupt (INTSERn) or a reception completion interrupt (INTSRn) is generated at the same time. The ISRM bit of the ASIMn register specifies whether INTSERn or INTSRn is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASISn register during the INTSERn or INTSRn interrupt servicing (n = 0, 1).

The contents of the ASISn register are reset (0) by reading it.

Table 11-3: Reception Error Causes

Error Flag	Reception Error	Cause
PE	Parity error	The parity specification during transmission did not match the parity of the reception data
FE	Framing error	No stop bit was detected
OVE	Overrun error	The reception of the next data was completed before data was read from the reception buffer register (RXBn)

(a) Separation of reception error interrupt

A reception error interrupt can be separated from the INTSRn interrupt and generated as an INTSERn interrupt by clearing the ISRM bit of the ASIMn register to 0.

Figure 11-12: When Reception Error Interrupt Is Separated from INTSRn Interrupt (ISRM Bit = 0)



Figure 11-13: When Reception Error Interrupt Is Included in INTSRn Interrupt (ISRM Bit = 1)



(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

-During transmission
The parity bit is controlled so that the number of bits with the value “1” within the transmit data including the parity bit is even. The parity bit value is as follows.

• If the number of bits with the value “1” within the transmit data is odd: 1

• If the number of bits with the value “1” within the transmit data is even: 0

-During reception
The number of bits with the value “1” within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

- During transmission
In contrast to even parity, the parity bit is controlled so that the number of bits with the value “1” within the transmit data including the parity bit is odd. The parity bit value is as follows.

• If the number of bits with the value “1” within the transmit data is odd: 0

• If the number of bits with the value “1” within the transmit data is even: 1

- During reception
The number of bits with the value “1” within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission the parity bit is set to “0” regardless of the transmit data.
During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is “0” or “1”.

(d) No parity

No parity bit is added to the transmit data.
During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

(7) Receive data noise filter

The RXDn signal is sampled at the rising edge of the prescaler output basic clock (Clock). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (see Figure 11-15). Refer to **(a)Basic clock (Clock)** regarding the basic clock.

Also, since the circuit is configured as shown in Figure 11-4, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.

Figure 11-14: Noise Filter Circuit



Figure 11-15: Timing of RXDn Signal Judged as Noise



Remark: n = 0, 1

11.2.6 Dedicated baud rate generators (BRG) of UARTm (m = 0, 1)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception at UARTn (n = 0, 1). The dedicated baud rate generator output can be selected as the serial clock for each channel.
Separate 8-bit counters exist for transmission and for reception.

(1) Baud rate generator configuration

Figure 11-16: Baud Rate Generator (BRG) Configuration of UARTm (m = 0, 1)



Remark: m = 0, 1

(a) Basic clock (Clock)

When CAE bit = 1 in the ASIMn register, the clock selected according to the TPS3 to TPS0 bits of the CKSRm register is supplied to the transmission/reception unit. This clock is called the basic clock (Clock), and its frequency is referred to as f_{CLK}. When CAE bit = 0, Clock is fixed at low level.

(2) Serial clock generation

A serial clock can be generated according to the settings of the CKSRm and BRGCm registers.
The basic clock to the 8-bit counter is selected according to the TPS3 to TPS0 bits of the CKSRm register.
The 8-bit counter divisor value can be set according to the MDL7 to MDL0 bits of the BRGCm register (m = 0, 1).

(a) Clock select registers 0, 1 (CKSR0 to CKSR1)

The CKSRm register is an 8-bit register for selecting the basic block according to the TPS3 to TPS0 bits. The clock selected by the TPS3 to TPS0 bits becomes the basic clock (Clock) of the transmission/ reception module. Its frequency is referred to as f_{CLK}.
This register can be read or written in 8-bit or 1-bit units.

Figure 11-17: Clock Select Registers 0, 1 (CKSR0 to CKSR1)

	7	6	5	4	3	2	1	0	Address	Initial value
CKSR0	0	0	0	0	TPS3	TPS2	TPS1	TPS0	FFFFFA06H	00H
	7	6	5	4	3	2	1	0	Address	Initial value
CKSR1	0	0	0	0	TPS3	TPS2	TPS1	TPS0	FFFFFA26H	00H

Bit Position	Bit Name	Function
3 to 0	TPS3 to TPS0	Specifies the basic clock

TPS3	TPS2	TPS1	TPS0	Basic Clock (f_{CLK})
0	0	0	0	$f_{CPU}/2$
0	0	0	1	$f_{CPU}/4$
0	0	1	0	$f_{CPU}/8$
0	0	1	1	$f_{CPU}/16$
0	1	0	0	$f_{CPU}/32$
0	1	0	1	$f_{CPU}/64$
0	1	1	0	$f_{CPU}/128$
0	1	1	1	$f_{CPU}/256$
1	0	0	0	$f_{CPU}/512$
1	0	0	1	$f_{CPU}/1024$
1	0	1	0	$f_{CPU}/2048$
1	0	1	1	$f_{CPU}/4096$
1	1	Arbitrary	Arbitrary	Setting prohibited

Remark: f_{CPU}: Internal system clock.

(b) Baud rate generator control registers 0, 1 (BRGC0, BRGC1)

The BRGCm register is an 8-bit register that controls the baud rate (serial transfer speed) of UARTn.

This register can be read or written in 8-bit or 1-bit units (m = 0, 1).

Figure 11-18: Baud Rate Generator Control Registers 0, 1 (BRGC0, BRGC1)

	7	6	5	4	3	2	1	0	Address	Initial value
BRGC0	MDL7	MDL6	MDL5	MDL4	MDL3	MDL2	MDL1	MDL0	FFFFFA07H	FFH

	7	6	5	4	3	2	1	0	Address	Initial value
BRGC1	MDL7	MDL6	MDL5	MDL4	MDL3	MDL2	MDL1	MDL0	FFFFFA27H	FFH

Bit Position	Bit Name	Function
7 to 0	MDL7 to MDL0	

MDL7	MDL6	MDL5	MDL4	MDL3	MDL2	MDL1	MDL0	Divisor Value (k)	Serial Clock
0	0	0	0	0	x	x	x	–	Setting prohibited
0	0	0	0	1	0	0	0	8	$f_{CLK}/8$
0	0	0	0	1	0	0	1	9	$f_{CLK}/9$
0	0	0	0	1	0	1	0	10	$f_{CLK}/10$
:	:	:	:	:	:	:	:	:	:
1	1	1	1	1	0	1	0	250	$f_{CLK}/250$
1	1	1	1	1	0	1	1	251	$f_{CLK}/251$
1	1	1	1	1	1	0	0	252	$f_{CLK}/252$
1	1	1	1	1	1	0	1	253	$f_{CLK}/253$
1	1	1	1	1	1	1	0	254	$f_{CLK}/254$
1	1	1	1	1	1	1	1	255	$f_{CLK}/255$

Caution: If the MDL7 to MDL0 bits are to be overwritten, TXE bit and RXE bit should be set to 0 in the ASIMn register first.

Remarks: 1. f_{CLK}:Frequency [Hz] of basic clock selected according to TPS3 to TPS0 bits of CKSRm register

2. k: Value set according to MDL7 to MDL0 bits (k = 8, 9, 10,..., 255)

3. The baud rate is the output clock for the 8-bit counter divided by 2

4. x: don’t care

(c) Baud rate

The baud rate is the value obtained according to the following formula.

$$\text{Baud rate} = \frac{f_{CLK}}{2 \cdot k} \quad [\text{bps}]$$

f_{CLK} = Frequency [Hz] of basic clock selected according to TPS3 to TPS0 bits of CKSRm register.

k = Value set according to MDL7 to MDL0 bits of BRGCm register (k = 8, 9, 10,..., 255)

(d) Baud rate error

The baud rate error is obtained according to the following formula.

$$\text{Error} = \left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (normal baud rate)}} - 1 \right) \times 100 \quad [\%]$$

Cautions: 1. Make sure that the baud rate error during transmission does not exceed the allowable error of the reception destination.

2. Make sure that the baud rate error during reception is within the allowable baud rate range during reception, which is described in Chapter 11.2.6 (3)Allowable baud rate range during reception.

Example: Basic clock frequency = 10 MHz
Settings of MDL7 to MDL0 bits in BRGC0 register = 01000001B (k = 65)
Target baud rate = 76800 bps

Baud rate = $10 \times 10^6 / (2 \times 65)$
= 76923 bps

Error = (76923/76800 - 1) × 100
= 0.160%

(e) Baud rate setting example

Table 11-4: Baud Rate Generator Setting Data

Baud Rate [bps]	f_{CPU} = 20 MHz			f_{CPU} = 16 MHz			f_{CPU} = 5 MHz			f_{CPU} = 4 MHz		
	f_{CLK}	k	ERR	f_{CLK}	k	ERR	f_{CLK}	k	ERR	f_{CLK}	k	ERR
300	$f_{CPU}/256$	130	0.16	$f_{CPU}/256$	104	0.16	$f_{CPU}/64$	130	0.16	$f_{CPU}/64$	104	0.16
600	$f_{CPU}/128$	130	0.16	$f_{CPU}/128$	104	0.16	$f_{CPU}/32$	130	0.16	$f_{CPU}/32$	104	0.16
1200	$f_{CPU}/64$	130	0.16	$f_{CPU}/64$	104	0.16	$f_{CPU}/16$	130	0.16	$f_{CPU}/16$	104	0.16
2400	$f_{CPU}/32$	130	0.16	$f_{CPU}/32$	104	0.16	$f_{CPU}/8$	130	0.16	$f_{CPU}/8$	104	0.16
4800	$f_{CPU}/16$	130	0.16	$f_{CPU}/16$	104	0.16	$f_{CPU}/4$	130	0.16	$f_{CPU}/4$	104	0.16
9600	$f_{CPU}/8$	130	0.16	$f_{CPU}/8$	104	0.16	$f_{CPU}/2$	130	0.16	$f_{CPU}/2$	104	0.16
19200	$f_{CPU}/4$	130	0.16	$f_{CPU}/4$	104	0.16	$f_{CPU}/2$	65	0.16	$f_{CPU}/2$	64	0.16
31250	$f_{CPU}/2$	160	0	$f_{CPU}/2$	128	0	$f_{CPU}/2$	40	0	$f_{CPU}/2$	32	0
38400	$f_{CPU}/2$	130	0.16	$f_{CPU}/2$	104	0.16	$f_{CPU}/2$	33	-1.38	$f_{CPU}/2$	26	0.16
76800	$f_{CPU}/2$	65	0.16	$f_{CPU}/2$	52	0.16	$f_{CPU}/2$	16	1,70	$f_{CPU}/2$	13	0.16
153600	$f_{CPU}/2$	33	-1.38	$f_{CPU}/2$	26	0.16	$f_{CPU}/2$	8	1.70	$f_{CPU}/2$	7	-7.00

Remark: f_{CPU}: System clock frequency
f_{CLK}: Basic clock frequency
k: Setting values of MDL7 to MDL0 bits in BRGCm register
ERR: Baud rate error [%]

(3) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution: The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.

Figure 11-19: Allowable Baud Rate Range During Reception



As shown in Figure 11-19, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGCm register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.
Applying this to 11-bit reception is, theoretically, as follows.

$$FL = BR^{-1}$$

BR: UARTn baud rate
k: BRGCm register setting value
FL: 1-bit data length

When the latch timing margin is made 2 basic clocks (Clock), the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} \times FL$$

Therefore, the transfer destination's maximum baud rate (BRmax) that can be received is as follows.

$$BRmax = \left(\frac{FLmin}{11}\right)^{-1} = \frac{22k}{21k+2} \times BR$$

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2k} \times FL = \frac{21k-2}{2k} \times FL$$

$$FLmax = \frac{21k-2}{20k} \times FL \times 11$$

Therefore, the transfer destination's minimum baud rate (BRmin) that can be received is as follows.

$$BRmin = \left(\frac{FLmax}{11}\right)^{-1} = \frac{22k}{21k-2} \times BR$$

The allowable baud rate error of UARTn and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Table 11-5: Maximum and Minimum Allowable Baud Rate Error

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	–3.61%
20	+4.26%	–4.31%
50	+4.56%	–4.58%
100	+4.66%	–4.67%
255	+4.72%	–4.73%

Remarks: 1. The reception precision depends on the number of bits in one frame, the basic clock frequency, and the division ratio (k). The higher the basic clock frequency and the larger the division ratio (k), the higher the precision.

2. k: BRGCm setting value

(4) Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of basic clock (Clock) longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.

Figure 11-20: Transfer Rate During Continuous Transmission



Representing the 1-bit data length by FL, the stop bit length by FLstp, and the basic clock frequency by f_{CLK} fields the following equation.

$$FLstp = FL + 2/f_{CLK}$$

Therefore, the transfer rate during continuous transmission is as follows.

$$\text{Transfer rate} = 11 \times FL = 2/f_{CLK}$$

11.2.7 Precautions

When the supply of clocks to UARTn (n = 0, 1) is stopped (for example, IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXDn pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by setting CAE bit = 0, RXE bit = 0, and TXE bit = 0 in the ASIMn register.

11.3 Clocked Serial Interfaces 0, 1 (CSI0, CSI1)

11.3.1 Features

- High-speed transfer: Maximum 5 Mbps
- Master mode or slave mode can be selected
- Transmission data length: 8 bits or 16 bits
- Transfer data direction can be switched between MSB first and LSB first
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type
  - SOn :Serial transmit data output
  - $\overline{\text{SI}}$n :Serial transmit data input
  - $\overline{\text{SCK}}$n :Serial clock input/output
- Interrupt sources: 1 type
  - Transmission/reception completion interrupt (INTCSIn)
- Transmission/reception mode and reception-only mode can be specified
- Two transmission buffers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode and repeat transfer mode can be specified

Remark: n = 0, 1

11.3.2 Configuration

CSIn is controlled via the clocked serial interface mode register (CSIMn) (n = 0, 1).
Transmission/reception of data is performed with reading SIOn register (n = 0, 1).

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register is an 8-bit register that specifies the operation of CSIn.

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn serial transfer operation.

(3) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data.
The SIOn register is used for both transmission and reception.
Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side.
The actual transmission/reception operations are started up by access of the buffer register.

(4) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data.
The SIOLn register is used for both transmission and reception.
Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side.
The actual transmission/reception operations are started up by access of the buffer register.

(5) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data.

(6) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)

The SIRBLn register is an 8-bit buffer register that stores receive data.

(7) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1)

The SIRBEn register is a 16-bit buffer register that stores receive data.
The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

(8) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)

The SIRBELn register is an 8-bit buffer register that stores receive data.
The SIRBELn register is the same as the lower bytes of the SIRBn register. It is used to read the contents of the SIRBLn register.

(9) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1)

The SOTBn register is a 16-bit buffer register that stores transmit data.

(10) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)

The SOTBLn register is an 8-bit buffer register that stores transmit data.

(11) Clocked serial interface initial transmission buffer registers 0, 1 (SOTBF0, SOTBF1)

The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the repeat transfer mode.

(12) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmit data in the repeat transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock control circuit

Controls the serial clock supply to the shift register. Also controls the clock output to the $\overline{\text{SCKn}}$ pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception operation, and checks whether 8-bit data transmission/reception has been performed.

(16) Interrupt control circuit

Controls the interrupt request timing.

Figure 11-21: Block Diagram of Clocked Serial Interfaces



Remark: n = 0, 1

11.3.3 Control registers

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register controls the CSIn operation (n = 0, 1).
These registers can be read/written in 8-bit or 1-bit units (however, bit 0 is read-only).

Figure 11-22: Clocked Serial Interface Mode Registers 0, 1 (CSIM0, CSIM1)

	7	6	5	4	3	2	1	0	Address	Initial value
CSIM0	CSIE	TRMD	CCL	DIR	CSIT	AUTO	0	CSOT	FFFFF900H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
CSIM1	CSIE	TRMD	CCL	DIR	CSIT	AUTO	0	CSOT	FFFFF910H	00H

Bit Position	Bit Name	Function
7	CSIE	Enables/disables CSIn operation. 0: Enable CSIn operation. 1: Disable CSIn operation. The internal CSIn circuit can be reset asynchronously by setting the CSIE bit to 0. For the $\overline{SCKn}$ and SOn pin output status when the CSIE bit = 0, refer to **12.3.5 Output pins**.
6	TRMD	Specifies transmission/reception mode. 0: Receive-only mode 1: Transmission/reception mode When the TRMD bit = 0, receive-only transfer is performed and the SOn pin output is fixed to low level. Data reception is started by reading the SIRBn register. When the TRMD bit = 1, transmission/reception is started by writing data to the SOTBn register.
5	CCL	Specifies data length. 0: 8 bits 1: 16 bits
4	DIR	Specifies transfer direction mode (MSB/LSB). 0: First bit of transfer data is MSB 1: First bit of transfer data is LSB
3	CSIT	Controls delay of interrupt request signal. 0: No delay 1: Delay mode (interrupt request signal is delayed 1/2 cycle). **Caution: The delay mode (CSIT bit = 1) is effective only in the master mode (CKS2 to CSK0 bits of the CSICn register are not 111B). In the slave mode (CKS2 to CKS0 bits are 111B), do not set the delay mode.**
2	AUTO	Specifies single transfer mode or repeat transfer mode. 0: Single transfer mode 1: Repeat transfer mode
0	CSOT	Flag indicating transfer status. 0: Idle status 1: Transfer execution status **Caution: The CSOT bit is cleared (0) by writing 0 to the CSIE bit.**

Remark: n = 0, 1

Caution: Overwriting the TRMD, CCL, DIR, CSIT, and AUTO bits of the CSIMn register can be done only when the CSOT bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn transfer operation (n = 0, 1). This register can be read/written in 8-bit or 1-bit units.

Figure 11-23: Clocked Serial Interface Clock Selection Registers 0, 1 (CSIC0, CSIC1)

	7	6	5	4	3	2	1	0	Address	Initial value
CSIC0	0	0	0	CKP	DAP	CKS2	CKS1	CKS0	FFFFF901H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
CSIC1	0	0	0	CKP	DAP	CKS2	CKS1	CKS0	FFFFF911H	00H

Bit Position	Bit Name	Function
4, 3	CKP, DAP	Specifies operation mode

CKP	DAP	Operation Mode
0	0	
0	1	
1	0	
1	1	

Remark: n = 0, 1

Bit Position	Bit Name	Function
2 to 0	CKS2 to CKS0	Specifies input clock

CKS2	CKS1	CKS0	Input Clock	Mode
0	0	0	f_{CPU} /4	Master mode
0	0	1	Internal BRG Channel 0	Master mode
0	1	0	Internal BRG Channel 1	Master mode
0	1	1	f_{CPU} /8	Master mode
1	0	0	f_{CPU} /16	Master mode
1	0	1	f_{CPU} /32	Master mode
1	1	0	f_{CPU} /64	Master mode
1	1	1	External clock ($\overline{SCKn}$)	Slave mode

Remarks: **1.** f_{CPU}: Internal system clock frequency.
2. n = 0, 1

Caution: The CSICn register can be overwritten only when the CSIE bit of the CSIMn register = 0.

(3) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data (n = 0, 1).
When the receive-only mode is set (TRMD bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBn register.
These registers are read-only, in 16-bit units.
In addition to reset input, these registers can also be initialized by clearing (0) the CSIE bit of the CSIMn register.

Figure 11-24: Clocked Serial Interface Reception Buffer Registers 0, 1 (SIRB0, SIRB1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIRB0	SIRB15	SIRB14	SIRB13	SIRB12	SIRB11	SIRB10	SIRB9	SIRB8	SIRB7	SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF902H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIRB1	SIRB15	SIRB14	SIRB13	SIRB12	SIRB11	SIRB10	SIRB9	SIRB8	SIRB7	SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H	0000H

Bit Position	Bit Name	Function
15 to 0	SIRB15 to SIRB0	Store receive data.

Cautions: 1. Read the SIRBn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1).

2. When the single transfer mode has been set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOT bit of CSIMn register = 0). If the SIRBn register is read during data transfer, the data cannot be guaranteed.

(4) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)

The SIRBLn register is an 8-bit buffer register that stores receive data (n = 0, 1).
When the receive-only mode is set (TRMD bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBLn register.
These registers are read-only, in 8-bit units.
In addition to reset input, these registers can also be initialized by clearing (0) the CSIE bit of the CSIMn register.
The SIRBLn register is the same as the lower bytes of the SIRBn register.

Figure 11-25: Clocked Serial Interface Reception Buffer Registers L0, L1 (SIRBL0, SIRBL1)

	7	6	5	4	3	2	1	0	Address	Initial value
SIRBL0	SIRB7	SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF902H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
SIRBL1	SIRB7	SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H	00H

Bit Position	Bit Name	Function
7 to 0	SIRB7 to SIRB0	Stores receive data.

Cautions: 1. Read the SIRBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).

2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOT bit of CSIMn register = 0). If the SIRBLn register is read during data transfer, the data cannot be guaranteed.

(5) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1)

The SIRBEn register is a 16-bit buffer register that stores receive data (n = 0, 1).
These registers are read-only, in 16-bit units.
In addition to reset input, this register can also be initialized by clearing (0) the CSIE bit of the CSIMn register.
The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

Figure 11-26: Clocked Serial Interface Read-Only Reception Buffer Registers 0, 1 (SIRBE0, SIRBE1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIRBE0	SIRBE15	SIRBE14	SIRBE13	SIRBE12	SIRBE11	SIRBE10	SIRBE9	SIRBE8	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF906H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIRBE1	SIRBE15	SIRBE14	SIRBE13	SIRBE12	SIRBE11	SIRBE10	SIRBE9	SIRBE8	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF916H	0000H

Bit Position	Bit Name	Function
15 to 0	SIRBE15 to SIRBE0	Store receive data.

Cautions: 1. The receive operation is not started even if data is read from the SIRBEn register
2. The SIRBEn register can be read only if the 16-bit data length is set (CCL bit of CSIMn register = 1).

(6) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)

The SIRBELn register is an 8-bit buffer register that stores receive data (n = 0, 1).
These registers are read-only, in 8-bit units.
In addition to reset input, this register can also be initialized by clearing (0) the CSIE bit of the CSIMn register.
The SIRBELn register is the same as the lower byte of the SIRBn register. It is used to read the contents of the SIRBLn register.

Figure 11-27: Clocked Serial Interface Read-Only Reception Buffer Registers L0, L1(SIRBEL0, SIRBEL1)

	7	6	5	4	3	2	1	0	Address	Initial value
SIRBEL0	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF906H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
SIRBEL1	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF916H	00H

Bit Position	Bit Name	Function
7 to 0	SIRBE7 to SIRBE0	Store receive data.

Cautions: 1. The receive operation is not started even if data is read from the SIRBELn register.
2. The SIRBELn register can be read only if the 8-bit data length has been set (CCL bit of CSIMn register = 0).

(7) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1)

The SOTBn register is a 16-bit buffer register that stores transmit data (n = 0, 1).
When the transmission/reception mode is set (TRMD bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBn register.
This register can be read/written in 16-bit units.

Figure 11-28: Clocked Serial Interface Transmission Buffer Registers 0, 1 (SOTB0, SOTB1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SOTB0	SOTB15	SOTB14	SOTB13	SOTB12	SOTB11	SOTB10	SOTB9	SOTB8	SOTB7	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF904H	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SOTB1	SOTB15	SOTB14	SOTB13	SOTB12	SOTB11	SOTB10	SOTB9	SOTB8	SOTB7	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF914H	0000H

Bit Position	Bit Name	Function
15 to 0	SOTB15 to SOTB0	Store transmit data.

Cautions: 1. Access the SOTBn register only when the 16-bit data length is set (CCL bit of CSIMn register = 1).

2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOT bit of CSIMn register = 0). If the SOTBn register is accessed during data transfer, the data cannot be guaranteed.

(8) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)

The SOTBLn register is an 8-bit buffer register that stores transmit data (n = 0, 1).
When the transmission/reception mode is set (TRMD bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBLn register.
These registers can be read/written in 8-bit units.
The SOTBLn register is the same as the lower bytes of the SOTBn register.

Figure 11-29: Clocked Serial Interface Transmission Buffer Registers L0, L1 (SOTBL0, SOTBL1)

	7	6	5	4	3	2	1	0	Address	Initial value
SOTBL0	SOTB7	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF904H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
SOTBL1	SOTB7	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF914H	00H

Bit Position	Bit Name	Function
7 to 0	SOTB7 to SOTB0	Store transmit data.

Cautions: 1. Access the SOTBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).

2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOT bit of CSIMn register = 0). If the SOTBLn register is accessed during data transfer, the data cannot be guaranteed.

(9) Clocked serial interface initial transmission buffer registers 0, 1 (SOTBF0, SOTBF1)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).
The transmission operation is not started even if data is written to the SOTBFn register.
These registers can be read/written in 16-bit units.

Figure 11-30: Clocked Serial Interface Initial Transmission Buffer Registers 0, 1 (SOTBF0, SOTBF1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SOTBF0	SOTBF15	SOTBF14	SOTBF13	SOTBF12	SOTBF11	SOTBF10	SOTBF9	SOTBF8	SOTBF7	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF908H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SOTBF1	SOTBF15	SOTBF14	SOTBF13	SOTBF12	SOTBF11	SOTBF10	SOTBF9	SOTBF8	SOTBF7	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	0000H

Bit Position	Bit Name	Function
15 to 0	SOTBF15 to SOTBF0	Stores initial transmission data in repeat transfer mode.

Caution: Access the SOTBFn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOT bit of CSIMn register = 0). If the SOTBFn register is accessed during data transfer, the data cannot be guaranteed.

(10) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).

The transmission operation is not started even if data is written to the SOTBFLn register.

These registers can be read/written in 8-bit units.

The SOTBFLn register is the same as the lower bytes of the SOTBFn register.

Figure 11-31: Clocked Serial Interface Initial Transmission Buffer Registers L0, L1 (SOTBFL0, SOTBFL1)

	7	6	5	4	3	2	1	0	Address	Initial value
SOTBFL0	SOTBF7	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF908H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
SOTBFL1	SOTBF7	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H

Bit Position	Bit Name	Function
7 to 0	SOTBF7 to SOTBF0	Store initial transmission data in repeat transfer mode.

Caution: Access the SOTBFLn register only when the 8-bit data length has been set (CCL bit of CSIM0 register = 0), and only in the idle state (CSOT bit of CSIMn register = 0). If the SOTBFLn register is accessed during data transfer, the data cannot be guaranteed.

(11) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data (n = 0, 1).
The transfer operation is not started even if the SIOn register is read.
These registers are read-only, in 16-bit units.
In addition to reset input, this register can also be initialized by clearing (0) the CSIE bit of the CSIMn register.

Figure 11-32: Serial I/O Shift Registers 0, 1 (SIO0, SIO1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIO0	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF90AH	0000H

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
SIO1	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF91AH	0000H

Bit Position	Bit Name	Function
15-0	SIO15 to SIO0	Data is shifted in (reception) or shifted out (transmission) from the MSB or LSB side.

Caution: Access the SIOn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOT bit of CSIMn register = 0). If the SIOn register is accessed during data transfer, the data cannot be guaranteed.

(12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data (n = 0, 1).
The transfer operation is not started even if the SIOLn register is read.
These registers are read-only, in 8-bit units.
In addition to reset input, this register can also be initialized by clearing (0) the CSIE bit of the CSIMn register.
The SIOLn register is the same as the lower bytes of the SIOn register.

Figure 11-33: Serial I/O Shift Registers L0, L1 (SIOL0, SIOL1)

	7	6	5	4	3	2	1	0	Address	Initial value
SIOL0	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF90AH	00H

	7	6	5	4	3	2	1	0	Address	Initial value
SIOL1	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF91AH	00H

Bit Position	Bit Name	Function
7 to 0	SIO7 to SIO0	Data is shifted in (reception) or shifted out (transmission) from the MSB or LSB side.

Caution: Access the SIOLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOT bit of CSIMn register = 0). If the SIOLn register is accessed during data transfer, the data cannot be guaranteed.

11.3.4 Operation

(1) Single transfer mode

(a) Usage

In the receive-only mode (TRMD bit of CSIMn register = 0), transfer is started by reading[Note 1] the receive data buffer register (SIRBn/SIRBLn) (n = 0, 1).
In the transmission/reception mode (TRMD bit of CSIMn register = 1), transfer is started by writing[Note 2] to the transmit data buffer register (SOTBn/SOTBLn).
In the slave mode, the operation must be enabled beforehand (CSIE bit of CSIMn register = 1).
When transfer is started, the value of the CSOT bit of the CSIMn register becomes 1 (transmission execution status).
Upon transfer completion, the transmission/reception completion interrupt (INTCSIn) is set (1), and the CSOT bit is cleared (0). The next data transfer request is then waited for.

Notes: **1.** When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, read the SIRBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, read the SIRBLn register.
2. When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, write to the SOTBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, write to the SOTBLn register.

Caution: When the CSOT bit of the CSIMn register = 1, do not manipulate the CSIn register.

Figure 11-34: Timing Chart in Single Transfer Mode (1/2)

(a) In transmission/reception mode, data length: 8 bits, transfer direction: MSB first, no interrupt delay, single transfer mode, operation mode: CKP bit = 0, DAP bit = 0



Remarks: **1.** n = 0, 1
2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

Figure 11-34: Timing Chart in Single Transfer Mode (2/2)

(b) In transmission/reception mode, data length: 8 bits, transfer direction: MSB first, no interrupt delay, single transfer mode, operation mode: CKP bit = 0, DAP bit = 1



Remarks: **1.** n = 0, 1

2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

(b) Clock phase selection

The following shows the timing when changing the conditions for clock phase selection (CKP bit of CSICn register) and data phase selection (DAP bit of CSICn register) under the following conditions.

- Data length = 8 bits (CCL bit of CSIMn register = 0)
- First bit of transfer data = MSB (DIR bit of CSIMn register = 0)
- No interrupt request signal delay control (CSIT bit of CSIMn register = 0)

Figure 11-35: Timing Chart According to Clock Phase Selection (1/2)

(a) When CKP bit = 0, DAP bit = 0



(b) When CKP bit = 1, DAP bit = 0



Remarks: **1.** n = 0, 1

2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

Figure 11-35: Timing Chart According to Clock Phase Selection (2/2)

(c) When CKP bit = 0, DAP bit = 1



(d) When CKP bit = 1, DAP bit = 1



Remarks: **1.** n = 0, 1

2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

(c) Transmission/reception completion interrupt request signals (INTCSI0, INTCSI1)

INTCSI0n is set (1) upon completion of data transmission/reception.

Caution: The delay mode (CSIT bit = 1) is valid only in the master mode (bits CKS2 to CKS0 of the CSICn register are not 111B). The delay mode cannot be set when the slave mode is set (bits CKS2 to CKS0 = 111B).

Figure 11-36: Timing Chart of Interrupt Request Signal Output in Delay Mode (1/2)

(a) When CKP bit = 0, DAP bit = 0



Remarks: 1. n = 0, 1

2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

Figure 11-36: Timing Chart of Interrupt Request Signal Output in Delay Mode (2/2)

(b) When CKP bit = 1, DAP bit = 1



Remarks: **1.** n = 0, 1

2. Reg_R/W:Internal signal. This signal indicates that receive data buffer register (SIRBn/SIRBLn) read or transmit data buffer register (SOTBn/SOTBLn) write was performed.

(2) Repeat transfer mode

(a) Usage (receive-only)

<1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the receive-only mode (TRMD bit of CSIMn register = 0).
<2> Read SIRBn register (start transfer with dummy read).
<3> Wait for transmission/reception completion interrupt request (INTCSIn).
<4> When the transmission/reception completion interrupt request (INTCSIn) has been set to (1), read the SIRBn register**Note** (reserve next transfer).
<5> Repeat steps <3> and <4> (n - 2) times (n: number of transfer data).
<6> Following output of the last transmission/reception completion interrupt request (INTCSIn), read the SIRBn register and the SIOn register**Note**.

Note: When transferring n number of data, receive data is loaded by reading the SIRBn register from the first data to the (n - 2)-th data. The (n-1)-th data is loaded by reading the SIRBEn register, and the n-th (last) data is loaded by reading the SIOn register.

Figure 11-37: Repeat Transfer (Receive-Only) Timing Chart



Remarks: **1.** n = 0, 1

2. Reg_RD:Internal signal. This signal indicates that the receive data buffer register (SIRBn/SIRBLn) has been read.
rq_clr: Internal signal. Transfer request clear signal.
trans_rq: Internal signal. Transfer request signal.

In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SIRBn register can be read within the next transfer reservation period. If the SIRBn register cannot be read, transfer ends and the SIRBn register does not receive the new value of the SIOn register.
The last data can be obtained by reading the SIOn register following completion of the transfer.

(b) Usage (transmission/reception)

<1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the transmission/reception mode (TRMD bit of CSIMn register = 1).
<2> Write the first data to the SOTBFn register.
<3> Write the 2nd data to the SOTBn register (start transfer).
<4> Wait for transmission/reception completion interrupt request (INTCSIn).
<5> When the transmission/reception completion interrupt request (INTCSIn) has been set to (1), write the next data to the SOTBn register (reserve next transfer), and read the SIRBn register to load the receive data.
<6> Repeat steps <4> and <5> as long as data to be sent remains.
<7> Wait for the INTCSIn interrupt. When the interrupt request signal is set to (1), read the SIRBn register to load the (n - 1)-th receive data.
<8> Following the last transmission/reception completion interrupt request (INTCSIn), read the SIOn register to load the n-th (last) receive data.

Figure 11-38: Repeat Transfer (Transmission/Reception) Timing Chart



Remarks: **1.** n = 0, 1

2. Reg_WR:Internal signal. This signal indicates that the transmit data buffer register (SOTBn/SOTBLn) has been written.
Reg_RD:Internal signal. This signal indicates that the receive data buffer register (SIRBn/SIRBLn) has been read.
rq_clr: Internal signal. Transfer request clear signal.
trans_rq: Internal signal. Transfer request signal.

In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SOTBn register can be written within the next transfer reservation period. If the SOTBn register cannot be written, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last receive data can be obtained by reading the SIOn register following completion of the transfer.

(c) Next transfer reservation period

In the repeat transfer mode, the next transfer must be prepared with the period shown inFigure 11-39.

Figure 11-39: Timing Chart of Next Transfer Reservation Period

(a) When data length: 8 bits, operation mode: CKP bit = 0, DAP bit = 0



(b) When data length: 16 bits, operation mode: CKP bit = 0, DAP bit = 0



(c) When data length: 8 bits, operation mode: CKP bit = 0, DAP bit = 1



(d) When data length: 16 bits, operation mode: CKP bit = 0, DAP bit = 1



Remark: n = 0, 1

(d) Cautions

To continue repeat transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.
If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

- In case of contention between transfer request clear and register access
Since request cancellation has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.

Figure 11-40: Transfer Request Clear and Register Access Contention



Remarks: **1.** n = 0, 1

2. rq_clr: Internal signal. Transfer request clear signal.
Reg_WR:Internal signal. This signal indicates that the transmit data buffer register (SOTBn/SOTBLn) has been written.

- In case of contention between interrupt request and register access
Since continuous transfer has stopped once, executed as a new repeat transfer.
In the slave mode, a bit phase error transfer error results (refer to Figure 11-41).
In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.

Figure 11-41: Interrupt Request and Register Access Contention



Remarks: **1.** n = 0, 1
2. rq_clr: Internal signal. Transfer request clear signal.
Reg_WR:Internal signal. This signal indicates that the transmit data buffer register (SOTBn/SOTBLn) has been written.

11.3.5 Output pins

(1) $\overline{\text{SCKn}}$ pin

When the CSIn operation is disabled (CSIE bit of CSIMn register = 0), the $\overline{\text{SCKn}}$ pin output status is as follows (n = 0, 1).

CKP	CKS2	CKS1	CKS0	$\overline{\text{SCKn}}$ Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	Fixed to high level
	Other than above			Fixed to low level

Remarks: **1.** n = 0, 1
2. When any of bits CKP and CKS2 to CKS0 of the CSICn register is overwritten, the $\overline{\text{SCKn}}$ pin output changes.

(2) SOn pin

When the CSIn operation is disabled (CSIE bit of CSIMn register = 0), the SOn pin output status is as follows (n = 0, 1).

TRMD	DAP	AUTO	CCL	DIR	SOn Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed at low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTB7 value
				1	SOTB0 value
			1	0	SOTB15 value
				1	SOTB0 value
		1	0	0	SOTBF7 value
				1	SOTBF0 value
			1	0	SOTBF15 value
				1	SOTBF0 value

Remarks: **1.** When any of bits TRMD, CCL, DIR, AUTO, and CSICn of the CSIMn register or DAP bit of the CSICn register is overwritten, the SOn pin output changes.
2. SOTBm: Bit m of SOTBn register (m = 0, 7, 15)
3. SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)
4. n = 0, 1

11.3.6 Dedicated baud rate generators 0, 1 (BRG0, BRG1)

(1) Selecting the baud rate generator

The CSI0 and CSI1 serial clocks can be selected between dedicated baud rate generator output or internal system clock (f_{CPU}).

The serial clock source is specified by bits CKS2 to CKS0 of registers CSIC0 and CSIC1 (refer to **(2)Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)**).

If the dedicated baud rate generator output is specified, BRG0 or BRG1 respectively is selected as the clock source.

Since the same serial clock can be shared for transmission and reception, baud rate is the same for the transmission/reception.

Figure 11-42: Baud Rate Generators 0, 1 (BRG0, BRG1) Block Diagram



Remarks: **1.** f_{CPU}: Internal system clock
2. n = 0, 1

(2) Configuration

BRGn is configured of an 8-bit timer counter that generates the baud rate signal, a prescaler mode register n (PRSMn) that controls baud rate signal generation, a prescaler compare register n (PRSCMn) that sets the value of the 8-bit timer counter, and a prescaler (n = 0, 1).

(a) Input clock

The internal system clock (f_{CPU}) is input to BRGn.

(b) Prescaler mode registers 0, 1 (PRSM0, PRSM1)

The PRSMn register controls the generation of the CSI0 and CSI1 baud rate signals respectively. This register can be read/written in 8-bit or 1-bit units (n = 0, 1).

Figure 11-43: Prescaler Mode Registers 0, 1 (PRSM0, PRSM1)

	7	6	5	4	3	2	1	0	Address	Initial value
PRSM0	0	0	0	CE	0	0	BGCS1	BGCS0	FFFFF920H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
PRSM1	0	0	0	CE	0	0	BGCS1	BGCS0	FFFFF930H	00H

Bit Position	Bit Name	Function
4	CE	Enables baud rate counter operation. 0: Stop baud rate counter operation and fix baud rate output signal to 0. 1: Enable baud rate counter operation and start baud rate output operation.
1, 0	BGCS1, BGCS0	Selects count clock for baud rate counter.

BGCS1	BGCS0	Count Clock Selection
0	0	$f_{CPU}/2$
0	1	$f_{CPU}/4$
1	0	$f_{CPU}/8$
1	1	$f_{CPU}/16$

Remark: f_{CPU}: Internal system clock.

Cautions: 1. Do not change the value of the BGCS1, BGCS0 bits during transmission/reception operation.

2. Set the PRSMn register prior to setting the CE bit to 1.

(c) Prescaler compare registers 0, 1 (PRSCM0, PRSCM1)

PRSCMn is an 8-bit compare register that sets the value of the 8-bit timer counter.
This register can be read/written in 8-bit or 1-bit units (n = 0, 1).

Figure 11-44: Prescaler Compare Registers 0, 1 (PRSCM0, PRSCM1)

	7	6	5	4	3	2	1	0	Address	Initial value
PRSCM0	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0	FFFFF922H	00H

	7	6	5	4	3	2	1	0	Address	Initial value
PRSCM1	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0	FFFF932H	00H

Bit Position	Bit Name	Function
7 to 0	PRSCM7 to PRSCM0	Compare value of the 8-bit timer counter.

Cautions: 1. The internal timer counter is cleared by writing to the PRSMn register. Therefore, do not write to the PRSCMn register during transmission.

2. Set the PRSCMn register prior to setting the CE bit of the PRSMn register to 1. If the contents of the PRSCMn register are overwritten when the value of the CE bit is 1, the cycle of the baud rate signal is not guaranteed.

(d) Baud rate signal cycle

The baud rate signal cycle is calculated as follows.

• When setting value of PRSCMn register is 00H
(Cycle of signal selected with bits BGCS1, BGCS0 of PRSMn register) / 256 × 2

• In cases other than above
(Cycle of signal selected with bits BGCS1, BGCS2 of PRSMn register) / (setting value of PRSCMn register) × 2

(e) Baud rate setting example

Table 11-6: Baud Rate Generator Setting Data

<1> When f_{CPU} = 16 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	1	4000000
0	0	2	2000000
0	0	4	1000000
0	0	8	500000
0	0	16	250000
0	0	40	100000
0	0	80	50000
0	0	160	25000
0	1	200	10000
1	0	200	5000

<2> When f_{CPU} = 20 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	2	2500000
0	0	5	1000000
0	0	10	500000
0	0	20	250000
0	0	50	100000
0	0	100	50000
0	0	200	25000
0	1	250	10000
1	0	250	5000

Caution: Set the transfer clock so that it does not fall below the minimum value of 200 ns of the $\overline{SCKn}$ cycle (t_{CYSK1}) prescribed in the electrical specifications.

Chapter 12 FCAN Interface Function

12.1 Features

- Active support of extended format (ISO 11898, former CAN specification version 2.0B active), supporting transmission and reception of standard and extended frame format messages
- 1 CAN module:
- CAN bus speed up to 1 Mbit per second
- Direct message storage for minimum CPU burden
- Configurable number of message buffers per CAN module
- 64 message buffers in total
- Mask option for receive messages (BasicCAN channels)
- 4 masks per CAN module (each mask can be assigned to each message)
- Buffered reception (FIFO)
- Message buffers can be redefined in normal operation mode
- FCAN interface and CPU share common RAM area
- Interrupt on receive, transmit and error condition
- Time stamp and global time system function
- Two power-save modes
  - SLEEP mode: wake-up at CAN bus activity
  - STOP mode: no wake-up at CAN bus activity
- Diagnostic features
  - Readable error counters
  - CAN bus status information register
  - Receive-only mode (e.g. used for automatic bit rate detection)
  - Bus error cause information

12.2 Outline of the FCAN System

12.2.1 General

The FCAN (Full-CAN) system of the V850E/ VANStorm supports one independent CAN module, which provides an interface to a Controller Area Network (CAN).
The CAN module is conform to ISO 11898 part 1-4, former CAN specification version 2.0B active.
An external bus transceiver has to be used to connect the CAN module to the CAN bus. That external bus transceiver converts the transmit data line and receive data line signals to the necessary electrical signal characteristic on the CAN bus itself.
All protocol activities in the CAN module are handled by hardware (transfer layer).
The CAN module itself provides no memory for the necessary data buffers, rather it has access to a common CAN memory area via a memory access controller (MAC).
The CPU also accesses to the common CAN memory via the MAC. The MAC offers data scan capability beside controlling the arbitration of the CAN module or CPU accesses to the CAN memory.
By means of that scan capability inner priority inversions at message transmissions are automatically avoided and received messages are sorted into the corresponding receive message buffers according to an inner storage priority rule.

Figure 12-1: Functional Blocks of the FCAN Interface



12.2.2 CAN memory and register layout

All buffers and registers of the FCAN system are arranged within a memory layout of 3 KB.

Figure 12-2: Memory Area of the FCAN System



Remarks: **1.** Effective address = PP_BASE + address offset
2. The memory area is located in the 16 KB programmable peripheral I/O area of the V850E/ VANStorm. The base address (PP_BASE) of the programmable peripheral I/O area is set by the BPC register (refer to Chapter **3.4.9 Programmable peripheral I/O registers**).
3. The memory area of the FCAN system is divided into certain functional sections. The start and end addresses of those sections are given as an address offset value.

Caution: Before accessing any register or buffer of the FCAN system the base address PP_BASE must be fixed by the BPC register.

The sections within the FCAN memory layout contain areas, which are defined as illegal addresses or CAN1 temporary buffer.

Remarks: **1.** Areas defined as illegal addresses contain neither FCAN registers nor FCAN buffers. Those area must not be read nor written by user program.
2. CAN1 temporary buffers can be accessed by CPU (write and read accesses) when the GOM bit of the CGST register is cleared (0) (means FCAN system inactive). Whenever the FCAN system is in global operating mode (GOM = 1) the temporary buffer must not be written by the CPU. The global interrupt GINT2 signals accidental write accesses by CPU while the FCAN system is active.

(1) CAN message buffer section

The message buffer section consists of 64 message buffers. Each message buffer allocates 32 bytes.

The message buffers are not statically distributed and linked to the CAN modules, rather the user must determine the link of a message buffer to a CAN module by software. As a consequence the message buffers can be allocated to a CAN module according to the need of the particular CAN network.

Table 12-1: Configuration of the CAN Message Buffer Section

Address Offset **Note**	Name
000H to 01FH	Message buffer 0
020H to 03FH	Message buffer 1
040H to 05FH	Message buffer 2
. . .	
7C0H to 7DFH	Message buffer 62
7E0H to 7FFH	Message buffer 63

Note: The address of a message buffer entry is calculated according to the following formula: effective address = PP_BASE + address offset

Each message buffer has the same register layout (refer to Table 12-2).

Table 12-2: CAN Message Buffer Registers Layout

Address Offset **Note 1, 2**	Symbol **Note 1**	Name	Ref. Page	Access Type			
				R/W	1 bit	8 bit	16 bits
(m × 20H) + 000H to (m × 20H) + 003H	–	Reserved	–	–			
(m × 20H) + 004H	M_DLCm	Message data length code register	395	R/W		×	
(m × 20H) + 005H	M_CTRLm	Message control register	396	R/W		×	
(m × 20H) + 006H	M_TIMEm	Message time stamp register	398	R/W			×
(m × 20H) + 008H	M_DATAm0	Message data byte 0	393	R/W		×	
(m × 20H) + 009H	M_DATAm1	Message data byte 1		R/W		×	
(m × 20H) + 00AH	M_DATAm2	Message data byte 2		R/W		×	
(m × 20H) + 00BH	M_DATAm3	Message data byte 3		R/W		×	
(m × 20H) + 00CH	M_DATAm4	Message data byte 4		R/W		×	
(m × 20H) + 00DH	M_DATAm5	Message data byte 5		R/W		×	
(m × 20H) + 00EH	M_DATAm6	Message data byte 6		R/W		×	
(m × 20H) + 00FH	M_DATAm7	Message data byte 7		R/W		×	
(m × 20H) + 010H	M_IDLm	Message identifier register (lower half-word)	388	R/W			×
(m × 20H) + 012H	M_IDHm	Message identifier register (upper half-word)		R/W			×
(m × 20H) + 014H	M_CONFm	Message configuration register	389	R/W		×	
(m × 20H) + 015H	M_STATm	Message status register	390	R		×	
(m × 20H) + 016H	SC_STATm	Message set/clear status register	392	W			×
(m × 20H) + 018H to (m × 20H) + 01FH	–	Reserved	–	–			

Notes: **1.** m = number of CAN message buffer (m = 00 to 63)
2. The address of a message buffer entry is calculated according to the following formula: effective address = PP_BASE + address offset

(2) CAN Interrupt Pending Registers Section

The layout of the interrupt pending register section is shown in Table 12-3.

Table 12-3: Relative Addresses of CAN Interrupt Pending Registers

Address Offset[Note]	Symbol	Name	Ref. Page	Access Type				Comment
				R/W	1 bit	8 bits	16 bits	
800H	CCINTP	CAN interrupt pending register	383	R		×	×	
802H	CGINTP	CAN global interrupt pending register	384	R		×	×	
				W			×	bit-set function only
804H	C1INTP	CAN1 interrupt pending register	386	R		×	×	
				W		×	×	bit-clear function only

Note: The address of an interrupt pending register is calculated according to the following formula: effective address = PP_BASE + address offset

(3) CAN Common Registers Section

The layout of the common register section is shown in Table 12-4.

Table 12-4: Relative Addresses of CAN Common Registers

Address Offset[Note]	Symbol	Name	Ref. Page	Access Type				Comment
				R/W	1 bit	8 bits	16 bits	
80CH	CSTOP	CAN stop register	374	R/W		×	×	
810H	CGST	CAN global status register	377	R	×	×	×	
				W			×	bit set/clear function
812H	CGIE	CAN global interrupt enable register	379	R	×	×	×	
				W			×	bit set/clear function
814H	CGCS	CAN main clock select register	375	R	×	×	×	
				W	×	×	×	only if GOM bit = 0
818H	CGTSC	CAN global time system counter	380	R	×	×	×	
				W			×	complete clear only
81AH	CGMSS	CAN message search start register	381	W			×	write only
	CGMSR	CAN message search result register	382	R	×	×	×	read only

Note: The address of an interrupt pending register is calculated according to the following formula: effective address = PP_BASE + address offset

(4) CAN Module Registers Section

The appropriate register section of each CAN module is shown in Table 12-5 for CAN module 1.

Table 12-5: Relative Addresses of CAN Module 1 Registers

Address Offset[Note]	Symbol	Name	Ref. Page	Access Type				Comment
				R/W	1 bit	8 bits	16 bits	
840H	C1MASKL0	CAN1 mask 0 register L	399	R/W		×	×	lower half-word
842H	C1MASKH0	CAN1 mask 0 register H		R/W		×	×	upper half-word
844H	C1MASKL1	CAN1 mask 1 register L		R/W		×	×	lower half-word
846H	C1MASKH1	CAN1 mask 1 register H		R/W		×	×	upper half-word
848H	C1MASKL2	CAN1 mask 2 register L		R/W		×	×	lower half-word
84AH	C1MASKH2	CAN1 mask 2 register H		R/W		×	×	upper half-word
84CH	C1MASKL3	CAN1 mask 3 register L		R/W		×	×	lower half-word
84EH	C1MASKH3	CAN1 mask 3 register H		R/W		×	×	upper half-word
850H	C1CTRL	CAN1 control register	401	R		×	×	
				W			×	bit set/clear function
852H	C1DEF	CAN1 definition register	405	R		×	×	
				W			×	bit set/clear function
854H	C1LAST	CAN1 information register	408	R		×	×	read only
856H	C1ERC	CAN1 error counter register	409	R		×	×	read only
858H	C1IE	CAN1 interrupt enable register	410	R		×	×	
				W			×	bit set/clear function
85AH	C1BA	CAN1 bus activity register	413	R		×	×	
				W			×	bit set/clear function
85CH	C1BRP	CAN1 bit rate prescaler register	415	R		×	×	
				W		×	×	in initialisation state only (ISTAT = 1)
	C1DINF	CAN1 bus diagnostic information register	420	R		×	×	in diagnostic mode only
85EH	C1SYNC	CAN1 synchronization control register	417	R		×	×	
				W		×	×	

Note: The address of an interrupt pending register is calculated according to the following formula: effective address = PP_BASE + address offset

12.2.3 Clock structure

All functional blocks within the FCAN system are supplied by a unique clock (f_{MEM}) derived from the internal system clock (f_{CPU}) or an external clock (f_{EXT}).

Figure 12-3: Clock Structure of the FCAN System



The general prescaler, controlled by the CGCS register, selects and scales either the internal system clock (f_{CPU}) or an external clock (f_{EXT}), which is supplied via the CCLK input pin.

A functional block for a global time system is integrated in the FCAN system. That functional block is supplied by the global time system clock (f_{GTS}), which is derived from f_{MEM}. The time system prescaler scales f_{GTS} and is also controlled by the CGCS register.
The time base of the global time system is realised by the 16-bit free-running counter, the CAN global time system counter (CGTSC). Time stamp information is captured from the CGTSC counter. (For details refer to Chapter **12.2.5 Time stamp**).

12.2.4 Interrupt handling

The very high number of interrupt events generated by the FCAN system does not allow to assign an independent interrupt vector of the V850E/ VANStorm to each event. Therefore, the interrupt request signals are bundled into groups and the grouped interrupt request signal is then assigned to an independent interrupt vector.
The concept of interrupt request signal bundling leads to the fact that all interrupt request signals of the FCAN system are designed as interrupt pending signals. Interrupt pending signals are not automatically treated by an interrupt service routine like interrupt request signals with an unambiguous interrupt vector. Rather, on occurrence of the interrupt event the interrupt signal is generated and latched.
In the interrupt service routine the software must analyse, which particular interrupt event caused the interrupt request by scanning the interrupt pending flags of a bundled interrupt signal group. After the particular interrupt has been identified, the corresponding interrupt pending flag must be reset by software at least before leaving the interrupt service routine.

Figure 12-4: FCAN Interrupt Bundling of V850E/ VANStorm



The interrupt pending registers of the FCAN system are:
- CGINTP: Global interrupt pending register
- C1INTP: CAN module interrupt pending register

Additionally the entire interrupt pending flags are summarized in one register, the CAN interrupt pending register (CCINTP). However, the CCINTP register is a read-only register, and cannot be used for clearing the interrupt pending flags.

For details on the interrupt pending registers refer to Chapter 12.3.3.

12.2.5 Time stamp

The FCAN system offers a time stamp capture capability at message reception and transmission. The time stamp capture function is used to realize a synchronized, global clock in a CAN network, also called global time system. However, the development and functionality of such a global clock system has to be implemented by the user.

For time stamp capturing at message reception two trigger events are selectable (see Figure 12-5). The counter value of the CAN global time system counter (CGTSC) is either captured upon the start-of-frame signal (SOF) of the receive message or it is captured at the time the message is detected as valid, i.e. if no error was detected until the last but one bit of the end-of-frame (EOF) was received. The selection of the two trigger options is controlled by the TMR bit in the C1CTRL register. The capture value itself is stored in the M_TIMEm register (m = 00 to 63) of the message buffer, for which the received message has been accepted.

Remark: The value of M_TIMEm register is undefined when an error occurs while receiving the message.

Figure 12-5: Time Stamp Capturing at Message Reception



For the time stamp capturing at message transmission the SOF signal of the transmit message is used as the event trigger (see Figure 12-6).
The captured value from the CGTSC counter is written into particular data bytes of the transmit message's data field. Table 12-6 shows the scheme about which data bytes of the data field are replaced with the time stamp capture value according to the setting of the M_DLCm register (m = 00 to 63).

Figure 12-6: Time Stamp Capturing at Message Transmission



Table 12-6: Transmitted Data On the CAN Bus (ATS = 1)

M_DLCm	Bus Data 1	Bus Data 2	Bus Data 3	Bus Data 4	Bus Data 5	Bus Data 6	Bus Data 7	Bus Data 8
1	M_DATAm 0	–	–	–	–	–	–	–
2	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–	–	–	–	–	–
3	M_DATAm 0	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–	–	–	–	–
4	M_DATAm 0	M_DATAm 1	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–	–	–	–
5	M_DATAm 0	M_DATAm 1	M_DATAm 2	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–	–	–
6	M_DATAm 0	M_DATAm 1	M_DATAm 2	M_DATAm 3	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–	–
7	M_DATAm 0	M_DATAm 1	M_DATAm 2	M_DATAm 3	M_DATAm 4	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**	–
8	M_DATAm 0	M_DATAm 1	M_DATAm 2	M_DATAm 3	M_DATAm 4	M_DATAm 5	lower 8-bit of CGTSC**Note**	upper 8-bit of CGTSC-**Note**

Note: CGTSC value captured at SOF.

Remark: m = 00 to 63

12.2.6 Message handling

In the FCAN system the assignment of message buffers to the CAN module is not defined by hardware. Each message buffer in the message buffer section can be assigned to the CAN module by software. The message buffers have individual configuration registers to assign the CAN module and to specify the message buffer type.
Basically, a message buffer can be selected as a transmit message buffer or as a receive message buffer. For receive message buffers there are further differentiations according to the mask links.

(1) Message transmission

According to the CAN protocol the highest prior message must always gain the CAN bus access against lower prior messages sent by other nodes at the same time (due to arbitration mechanism of CAN protocol) and against messages waiting to be transmitted in the same node (i.e. inner priority inversion).
The FCAN system scans the message buffer section at the beginning of each message transmit to analyse that no other message with a higher priority is waiting to be transmitted on the same CAN bus. The FCAN system avoids inner priority inversion automatically.

Example:

5 transmit messages are waiting to be sent at the same time in the example shown in Table 12-7. Although the priority of the transmit messages are not sorted according any scheme, the sequence of transmits on the CAN bus is:

<1> message buffer number 15 (ID = 023H)
<2> message buffer number 1 (ID = 120H)
<3> message buffer number 22 (ID = 123H)
<4> message buffer number 14 (ID = 223H)
<5> message buffer number 2 (ID = 229H)

Table 12-7: Example for Automatic Transmission Priority Detection

Message Buffer Address Offset[Note1]	Message Buffer Number	Message Buffer Link	Message Buffer Type[Note2]	Waiting for Transmission	Identifier
7E0H	63				
⋮	⋮				
300H	24				
2E0H	23				
2C0H	22	CAN 1	TRX	✓	123H
2A0H	21				
280H	20				
260H	19				
240H	18				
220H	17				
200H	16				
1E0H	15	CAN 1	TRX	✓	023H
1C0H	14	CAN 1	TRX	✓	223H
1A0H	13				
180H	12				
160H	11				
140H	10				
120H	9				
100H	8				
0E0H	7				
0C0H	6				
0A0H	5				
080H	4				
060H	3				
040H	2	CAN 1	TRX	✓	229H
020H	1	CAN 1	TRX	✓	120H
000H	0				

Notes: **1.** The address of a message buffer entry is calculated according to the following formula: effective address = PP_BASE + address offset
2. TRX = transmit message

Caution: In case more than 5 transmit messages are linked to the CAN module, the user must allocate the 5 higher prior transmit messages to message buffers with a lower address. There is no sorting needed among the 5 higher prior message buffer.

Table 12-8: Example for Transmit Buffer Allocation When More Than 5 Buffers Linked to a CAN Module

Message Buffer Address Offset[Note1]	Message Buffer Number	Message Buffer Link	Message Buffer Type[Note2]	Identifier
7E0H	63			
. . .	. . .			
300H	24			
2E0H	23			
2C0H	22	CAN1	TRX	005H
2A0H	21			
280H	20			
260H	19	CAN1	TRX	006H
240H	18			
220H	17			
200H	16			
1E0H	15	CAN1	TRX	007H
1C0H	14	CAN1	TRX	001H Note 3
1A0H	13			
180H	12			
160H	11			
140H	10	CAN1	TRX	003H Note 3
120H	9			
100H	8			
0E0H	7			
0C0H	6	CAN1	TRX	000H Note 3
0A0H	5			
080H	4			
060H	3			
040H	2	CAN1	TRX	004H Note 3
020H	1	CAN1	TRX	002H Note 3
000H	0			

Notes: **1.** The address of a message buffer entry is calculated according to the following formula: effective address = PP_BASE + address offset

2. TRX = transmit message

3. 5 higher prior transmit messages assigned to messages buffer with lower address values.

(2) Message reception

Due to the vast initialisation possibilities for each message buffer in the FCAN system, it is possible that a received message fits in several message buffers assigned to the CAN module.
A fixed rule according to the priority classes has been implemented to avoid arbitrary message storage and uncontrolled behaviour.
The storage priority for data frames and for remote frames is different (refer to Table 12-9 and Table 12-10).

Table 12-9: Storage Priority for Reception of Data Frames

Priority Class	Condition
1 (high)	received data frame fits in non-masked receive buffer
2	received data frame fits in receive buffer linked to mask 0
3	received data frame fits in receive buffer linked to mask 1
4	received data frame fits in receive buffer linked to mask 2
5 (low)	received data frame fits in receive buffer linked to mask 3

Table 12-10: Storage priority for Reception of Remote Frames

Priority Class	Condition
1 (high)	received remote frame fits in transmit buffer
2	received remote frame fits in non-masked receive buffer
3	received remote frame fits in receive buffer linked to mask 0
4	received remote frame fits in receive buffer linked to mask 1
5	received remote frame fits in receive buffer linked to mask 2
6 (low)	received remote frame fits in receive buffer linked to mask 3

Caution: A priority class with lower priority don't provide a backup for classes with higher priority. That means that a message (i.e. data frame / remote frame) is explicitly stored in the priority class with higher priority and never stored in the lower prior class.

Example:

Two receive message buffers are linked to CAN module 1:

- Buffer 1: non-masked receive buffer with identifier ID_K
- Buffer 2: receive buffer with ID_K linked to mask 2.

Under that configuration a message with ID_K is never stored in the receive buffer linked to mask 2, but always into the non-masked receive buffer.

Furthermore, there is a fixed inner storage rule in case several buffers of the same priority class are linked to the CAN module. For the inner priority class storage rule the data new flag (DN) in the M_STATm register is the first storage criteria (m = 00 to 63).
Whenever the DN flag cannot provide an unambiguous criteria for storing the message (i.e. there are several message buffers of the same priority class with DN flag set or not set) the physical message buffer number is chosen as the second criteria.

Table 12-11: Inner Storage Priority Within a Priority Class

Priority	First Criteria	Priority	Second Criteria
1 (high)	DN flag not set	1 (high)	lowest physical message buffer number
		2 (low)	next physical message buffer number
2 (low)	DN flag set	1 (high)	lowest physical message buffer number
		2 (low)	next physical message buffer number

Example:

When the very first message is received, which fits into several message buffer of the same priority class, the DN flag in all buffers is not set, hence that message is stored in the buffer with the lowest physical buffer number. Subsequent messages are stored to the message buffers in ascending message buffer number order as long the DN flags remains as set into the buffer of the previous message storage.
As soon the CPU reads one of the message buffer with DN flag set and then clears the DN flag, the storing in ascending message buffer number order is interrupted.

Due to the storage priority for receive messages it is possible to design multiple buffer arrays for a CAN message – while not all message buffers assigned to the same identifier contain new data (DN flag set) the FCAN system will store the data in the next free message buffer (DN flag cleared).

12.2.7 Mask handling

The FCAN system supports two concepts of message reception, the BasicCAN concept and the Full-CAN concept.
In the Full-CAN concept a particular message buffer accepts only one single message, hence there is no further sorting and filtering required by software. As a consequence only one unambiguous identifier is assigned to a message buffer.

In the BasicCAN concept a receive message buffer operates as a channel, which can accept several messages. After reception software must sort, respectively filter, which particular message has been received.
By the usage of hardware masks the range of receive messages can be limited to reduce the CPU load caused by message sorting.

In the FCAN system each CAN module provides 4 different masks.
For a receive message buffer assigned to the CAN module one of the 4 masks can be selected when the BasicCAN concept is used.

When using a mask, a certain identifier value must be written into the identifier register M_IDm (equals 32 bit value build by M_IDHm and M_IDLm) of the receive message buffer at initialisation.
Then the linked mask C1MASKn composed from C1MASKHn and C1MASKLn determines which identifier bits of a received message must match exactly to accept the received message for the message buffer.
The mask facilitates that certain identifier bits of the received message will not be compared with the corresponding identifier bits of the message buffer, thus several messages might be accepted for the receive message buffer.

Remarks: **1.** n = 0 to 3
2. m = 00 to 63

12.2.8 Remote frame handling

The FCAN macro offers enhanced features for generating remote frames and for the reaction of the CAN module upon remote frames.

(1) Generation of a remote frame

According to the CAN specification a remote frame has the same format as a data frame except the RTR bit of the control field, which has recessive level, and the data field, which is omitted completely.
By means of a remote frame, receiving nodes can request the transmitting node of a particular message for sending an update of that message to the CAN bus. Usually remote frames are generated from CAN nodes which do not provide the requested message by themselves.

In the FCAN system a remote frame is automatically sent, when setting the transmit request bit (TRQ) of the M_STATm register for a message buffer defined as receive message buffer (m = 00 to 63). Same as for generating a data frame from a transmit message buffer, the ready bit (RDY) of M_STATm register must be set (1).

Remote frames can also be generated by means of a transmit message buffer by setting the RTR bit of the M_CTRLm register, and using the same transmission procedure as for data frames. However, from application point of view that method is not recommended, because it consumes message buffer resources unnecessarily. A data frame in a CAN network can be provided, i.e. transmitted, by only one node. All other nodes in the network may receive that data frame. Using a transmit message buffer for a remote frame generation means that two message buffers for handling of one message within one node are required - one receive message buffer for the reception of a data frame, and the transmit message buffer explicitly for the remote frame generation.

(2) Reception of a remote frame

The FCAN allows the reception of remote frames in message buffers defined for reception or for transmission.

(a) Reception in a receive message buffer

If a remote frame is received in a message buffer m (m = 00 to 63) configured for reception, the following message buffer information will be updated:

M_DLCm	message data length code register
M_CTRLm	message control register
M_TIMEm	message time stamp register (16-bit)
M_DATAm0	message data byte 0
M_DATAm1	message data byte 1
M_DATAm2	message data byte 2
M_DATAm3	message data byte 3
M_DATAm4	message data byte 4
M_DATAm5	message data byte 5
M_DATAm6	message data byte 6
M_DATAm7	message data byte 7
M_IDLm	message identifier register (lower half word)
M_IDHm	message identifier register (upper half word)
M_STATm	message status register

Remarks: 1. Receiving a remote frame in a receive message buffer does not activate any automatic remote frame handling activities from the FCAN system. The application software must handle the remote frame in the expected way.

2. RMDE0, RMDE1 bits as well as ATS bit of M_CTRLm register are set to 0.

(b) Reception in a transmit message buffer

When the FCAN system searches for the corresponding message buffer after reception of a remote frame and finds a message buffer with a matching identifier, which is defined for transmission, the content of the remote frame is not stored but programmable reactions are launched.
Accepting a remote frame for a transmit message buffer does not change the content of the transmit message buffer except the DN flag of the M_STATm register depending on the setting of the RMDE0, RMDR1 and RTR bits of the M_CTRLm register (refer to Table 12-12).
The remote frame reception in a transmit message buffer causes a reaction according to the setting of the RMDE0, RMDR1 bits and the RTR bit of the M_CTRLm register. The following reactions are programmable:

- Generation of an auto-answer (i.e. TRQ bit of the transmit message buffer is automatically set without any CPU interaction).
- Signalling the remote frame reception by updating the DN flag in the transmit message buffer.
- No reaction at all.

Table 12-12 shows the detailed handling (reaction) upon the reception of a remote frame for a transmit message buffer depending on the settings of RMDE0, RMDE1 and RTR flags.

Table 12-12: Remote Frame Handling upon Reception into a Transmit Message Buffer

M_CTRLm setting			Resulting Automatic Remote Frame Handling	
RMDE0	RMDE1	RTR	DN flag	other actions
0	0	x	no change	– („ignore remote frame“)
1	0	0	Clear when transmit message buffer sent successfully	send transmit message buffer (data frame) as an automatic answer.
		1	no change	_ **Note**
0	1	x	DN is set upon reception	–
1	1	0	Clear when transmit message buffer sent successfully	send transmit message buffer (data frame) as an automatic answer.
		1	DN is set upon reception	_ **Note**

Note: Auto-answer upon remote frame is suppressed, because the transmit message buffer is configured to send a remote frame (RTR = 1).

Remarks: **1.** In case a remote frame is automatically answered upon receiving a remote frame for a transmit message buffer, the reception of the remote frame is not notified by a receive interrupt. However, the successful transmission of the data frame (i.e. the automatic answer) is notified by the corresponding transmit interrupt.

2. m = 00 to 63

12.3 Control and Data Registers

12.3.1 Bit set/clear function

Direct writing of data (bit operations, read-modify write, direct writing of a target value) is not allowed to few specific registers, where bit setting and bit clearing might be performed by CPU and by the FCAN system. The following registers of the FCAN system are concerned.

- CAN global status register (CGST)
- CAN global interrupt enable register (CGIE)
- CAN global interrupt pending register (CGINTP)
- CAN 1 interrupt pending register (C1INTP)
- CAN 1 control register (C1CTRL)
- CAN 1 definition register (C1DEF)
- CAN 1 interrupt enable register (C1IE)
- CAN 1 bus activity register (C1BA)

Registers like above, where bit access and direct write operations are prohibited, are organized in such a way that all bits allowed for manipulation are located in the lower byte (bits 7 to 0), while in the upper byte (bits 15 to 8) either no or read-only information is located.

The registers can be read in the usual way to get all 16 data bits in their actual setting (ref. to appropriated register description).

For setting or clearing any of the lower 8 bits the following mechanism is implemented:
When writing 16-bit data to the register address, each of the lower 8 data bits indicates whether the corresponding register bit should be cleared (data bit set) or remain unchanged (data bit not set). Each of the upper 8 data bits indicates whether the corresponding register bit should be set (data bit set) or remain unchanged (data bit cleared).
The organization of 16-bit data write for such registers is shown in Figure 12-7.

Figure 12-7: 16-Bit Data Write Operation for Specific Registers



Bit Name	Function
ST_n	Sets the register bit n. 0: No change of register bit n 1: Register bit n is set (1)
CL_n	Clears the register bit n. 0: No change of register bit n 1: Register bit n is cleared (0)
ST_n, CL_n	Sets/clears the Register bit n.

ST_n	CL_n	Status of Register Bit n
0	1	Register bit n is cleared (0)
1	0	Register bit n is set (1)
Others		No change in register bit n value.

Remarks: 1. If only bits are to be cleared, the 16-bit write access can be replaced by an 8-bit write access to the register address. If only bits are to be set, the 16-bit write access can be replaced by an 8-bit write access to the register address+1. Nevertheless, for better visibility of the program code it is recommended to perform only 16-bit write accesses.

2. n = 0 to 7

12.3.2 Common registers

(1) CAN stop register (CSTOP)

The CSTOP register controls the clock supply of the FCAN system.
This register can be read/written in 8-bit and16-bit units.

Figure 12-8: CAN Stop Register (CSTOP)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note1]	Initial value
CSTOP Note2	CSTP	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	80CH	0000H

Bit Position	Bit Name	Function
15	CSTP	Controls the clock supply for the complete FCAN system. The CSTP flag can be used to reduce the power consumption when the FCAN system is set to SLEEP mode and STOP mode to a minimum. 0: FCAN system is supplied with clock f_{MEM}. 1: Clock supply of the FCAN system is stopped. **Remark:** When switching off the clock supply of the FCAN system during SLEEP mode, wake-up by CAN bus activity is possible. But, instead of CxINT4 interrupt (i.e. wake-up from SLEEP mode interrupt), the GINT3 interrupt must be used. **Cautions:** **1. In case CSTP is set (1), access to the register and buffer of the FCAN system is impossible, except access to the CSTOP register.** **2. Do not set CSTP = 1 while the FCAN system is under normal operation, especially while a CAN module handles messages on the CAN bus. A sudden stop of the FCAN system might cause malfunctions of the entire CAN network.**

Remark: x = 0 or 1[Note 2].

Notes: **1.** The address of an interrupt pending register is calculated according to the following formula: effective address = PP_BASE + address offset.
2. The values of the unused bits 14 to 0 are not defined.

(2) CAN main clock select register (CGCS)

The CGCS register controls the internal memory access clock (f_{MEM}), which is used as main clock for each CAN module, as well as the global time system clock (f_{GTS}), used for the time stamp function. (For details refer to Chapter **12.2.3 Clock structure**.)
These register can be read/written in 1-bit, 8-bit and16-bit units.

Figure 12-9: CAN Main Clock Select Register (CGSC) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
CGCS	CGTS7	CGTS6	CGTS5	CGTS4	CGTS3	CGTS2	CGTS1	CGTS0	GTSC0	GTSC0	0	MCS	MCP3	MCP2	MCP1	MCP0	814H	7F05H

Bit Position	Bit Name	Function
15 to 8	CGTS7 to CGTS0	Specifies the 8-bit prescaler compare value for the global time system clock (f_{GTS}) (ref. to Figure 12-11).

CGTS7 to CGTS0 (k)	Prescaler (k + 1)	Global Time System Clock $f_{GTS} = f_{GTS1} / (k + 1)$
0	1	$f_{GTS} = f_{GTS1}$
1	2	$f_{GTS} = f_{GTS1} / 2$
2	3	$f_{GTS} = f_{GTS1} / 3$
. . .	. . .	. . .
255	256	$f_{GTS} = f_{GTS1} / 256$

Remark: The global time system clock is the source clock for the 16-bit timer used for the time stamp functionality. This clock is common for all CAN modules.

Bit Position	Bit Name	Function
7, 6	GTCS1, GTCS0	Selects the global time system basic clock (f_{GTS1}) from the memory clock (f_{MEM}) (ref. to Figure 12-11).

GTCS1	GTCS0	Global Time System Basic Clock (f_{GTS1})
0	0	$f_{GTS1} = f_{MEM} / 2$
0	1	$f_{GTS1} = f_{MEM} / 4$
1	0	$f_{GTS1} = f_{MEM} / 8$
1	1	$f_{GTS1} = f_{MEM} / 16$

Bit Position	Bit Name	Function
4	MCS	Selects input clock for the memory access clock prescaler (f_{MEM1}) (ref. to Fig. 12-10). 0: f_{MEM1} = internal system clock (f_{CPU}) 1: f_{MEM1} = external clock input (f_{EXT})[Note] **Note:** If the external clock input is selected and $f_{MEM} = f_{MEM1}$ is selected (MCP3 to MCP0 = 0000B), the duty cycle of the external clock f_{EXT} must be 50%.

Note: The address of an interrupt pending register is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-9: CAN Main Clock Select Register (CGSC) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>3 to 0</td><td>MCP3 to MCP0</td><td>Specifies the prescaler for the memory access clock (f_{MEM}) (ref. to Fig. 12-10).
<table>
<tr><th>MCP3</th><th>MCP2</th><th>MCP1</th><th>MCP0</th><th>Prescaler (m+1)</th><th>Memory Clock
$f_{MEM} = f_{MEM1} / (m+1)$</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>$f_{MEM} = f_{MEM1}$</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>2</td><td>$f_{MEM} = f_{MEM1} / 2$</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>3</td><td>$f_{MEM} = f_{MEM1} / 3$</td></tr>
<tr><td colspan="4">.
.
.</td><td colspan="2">.
.
.</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>16</td><td>$f_{MEM} = f_{MEM1} / 16$</td></tr>
</table></td></tr>
</table>

Figure 12-10: Configuration of FCAN System Main Clock



Figure 12-11: Configuration of FCAN Global Time System Clock



(3) CAN global status register (CGST)

The CGST register indicates and controls the operation modes of the FCAN system. Additionally the version number of the FCAN system can be obtained.
This register can be read in 1-bit, 8-bit and 16-bit units. It can be written in 16-bit units only. For setting and clearing certain bits a special set/clear method applies. (Refer to Chapter 12.3.1)

Figure 12-12: CAN Global Status Register (CGST) (1/2)

Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
CGST	0	0	0	0	0	0	0	0	MERR	0	0	0	EFSD	TSM	0	GOM	810H	0000H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CGST	0	0	0	0	ST_ EFSD	ST_ TSM	0	ST_ GOM	CL_ MERR	0	0	0	CL_ EFSD	CL_ TSM	0	CL_ GOM	810H

Read (1/2)

Bit Position	Bit Name	Function
7	MERR	Indicates the error status of the memory access controller (MAC). 0: No error occurrence 1: At least one error occurred since the flag was cleared last A MAC error occurs under the following conditions: - An attempt to clear the GOM flag was performed although not all CAN modules are set to initialization state. - Access to an illegal address, or access is prohibited by MAC (see GOM flag description below)
3	EFSD	Enable forced shut down. 0: Forced shut down is disabled. 1: Forced shut down is enabled. **Remark:** In case of an emergency it might be necessary to reset the CAN module immediately. In this case the EFSD flag has to be set before clearing the GOM flag.
2	TSM	Indicates the operating mode of the CAN global time system counter (CGTSC). 0: CAN global time system counter is stopped. 1: CAN global time system counter is operating.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-12: CAN Global Status Register (CGST) (2/2)

Read (2/2)

Bit Position	Bit Name	Function
0	GOM	Indicates the global operating mode. 0: Access to CAN module registers is prohibited, except mask registers and temporary buffers.**Note 1** 1: Operation of the CAN modules enabled. Temporary buffers can be read only.**Note 1** **Caution: To ensure that resetting the CAN module does not cause any unexpected behavior on the CAN bus, the GOM flag can only be cleared, if the CAN modules set into initialization state (exception: forced-shut-down, see EFSD flag). If the software clears the flag while the CAN module is still not in initialization state (ISTAT flag of C1CTRL register is set (1)), the GOM flag remains set.**

Write

Bit Position	Bit Name	Function
11, 3	ST_EFSD, CL_EFSD	Sets/clears the EFSD bit.
10, 2	ST_TSM, CL_TSM	Sets/clears the TSM bit.
8, 0	ST_GOM, CL_GOM	Sets/clears the GOM bit.
7	CL_MERR	Clears the MERR bit. 0: No change of MERR bit. 1: MERR bit is cleared (0).

ST_EFSD	CL_EFSD	Status of EFSD Bit
0	1	EFSD bit is cleared (0).
1	0	EFSD bit is set (1).
Others		No change in EFSD bit value.

ST_TSM	CL_TSM	Status of TSM Bit
0	1	TSM bit is cleared (0).
1	0	TSM bit is set (1).
Others		No change in TSM bit value.

ST_GOM	CL_GOM	Status of GOM Bit
0	1	GOM bit is cleared (0).**Note 2**
1	0	GOM bit is set (1).
Others		No change in GOM bit value.

Notes: **1.** Access to the message buffer area is not affected.
2. Refer to description of GOM flag above.

(4) CAN global interrupt enable register (CGIE)

The CGIE register enables the global interrupts of the FCAN system.
This register can be read in 1-bit, 8-bit and16-bit units. It can be written in 16-bit units only. For setting and clearing certain bits a special set/clear method applies. (Refer to Chapter 12.3.1)

Figure 12-13: CAN Global Interrupt Enable Register (CGIE)

Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
CGIE	0	0	0	1	1	0	0	1	0	0	0	0	0	G_IE2	G_IE1	0	812H	0000H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CGIE	0	0	0	0	0	ST_G_IE2	ST_G_IE1	0	0	0	0	0	0	CL_G_IE2	CL_G_IE1	0	812H

Read

Bit Position	Bit Name	Function
2	G_IE2	Enables illegal address interrupt. 0: Interrupt disabled 1: Interrupt enabled **Remarks:** **1.** Interrupt signals an illegal address access (refer to Figure 12-2). **2.** Interrupt signals a write access to temporary buffer while GOM bit of the CGST register is set (1).
1	G_IE1	Enables invalid write access interrupt. 0: Interrupt disabled 1: Interrupt enabled **Remarks:** **1.** Interrupt signals a write access to a CAN module register while GOM bit of the CGST register is cleared (0). **2.** Interrupt signals an illegal FCAN system shut down, i.e. GOM bit is going to be cleared while the CAN module is not in initialization state.

Write

Bit Position	Bit Name	Function
10, 2	ST_G_IE2, CL_G_IE2	Sets/clears the G_IE2 bit.
9, 1	ST_G_IE1, CL_G_IE1	Sets/clears the G_IE1 bit.

ST_G_IE2	CL_G_IE2	Status of G_IE2 Bit
0	1	G_IE2 bit is cleared (0).
1	0	G_IE2 bit is set (1).
Others		No change in G_IE2 bit value.

ST_G_IE1	CL_G_IE1	Status of G_IE1 Bit
0	1	G_IE1 bit is cleared (0).
1	0	G_IE1 bit is set (1).
Others		No change in G_IE1 bit value.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

(5) CAN global time system counter (CGTSC)

The CGTSC register holds the value of the free-running 16-bit CAN global time system counter. (For details refer to Chapters **12.2.3 Clock structure** and **12.2.5 Time stamp**.)

This register can be read and written[Note 1] in 16-bit units only.

Figure 12-14: CAN Global Time System Counter (CGTSC)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note2]	Initial value
CGTSC	TSC15	TSC14	TSC13	TSC12	TSC11	TSC10	TSC9	TSC8	TSC7	TSC6	TSC5	TSC4	TSC3	TSC2	TSC1	TSC0	818H	0000H

Notes: **1.** When writing is performed to CGTSC register, the counter is cleared to 0.
2. The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: The CGTSC register can be read at any time.

(6) CAN message search start register (CGMSS)

The CGMSS register controls the start of a message search. It can be used for a fast message retrieval within the message buffers matching a search criteria (e.g. messages with DN flag set). This register is write-only and must be written in 16-bit units.

Figure 12-15: CAN Message Search Start Register (CGMSS)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
CGMSS	CIDE	0	CTRQ	CMSK	CDN	0	0	SMN	0	0	STRT5	STRT4	STRT3	STRT2	STRT1	STRT0	81AH	–

Bit Position	Bit Name	Function
15	CIDE	Search criteria for message identifier type (IDE). 0: Do not check status of the message identifier type. 1: Message identifier type must be standard identifier (IDE = 0).
13	CTRQ	Search criteria for transmit request flag (TRQ) and message ready flag (RDY) of the M_STATm registers. 0: Do not check status of TRQ flag and RDY flag. 1: TRQ flag and RDY flag must be set.
12	CMSK	Search criteria for the mask link bits[Note]. 0: Do not check mask link bits. 1: Check only message buffers not linked with a mask. **Note:** MT2 to MT0 bits of the M_CONFm registers.
11	CDN	Search criteria for data new flag (DN) of the M_STATm registers. 0: Do not check status of the DN flag. 1: DN flag must be set.
8	SMN	Search criteria for the message buffer link. 0: Search for message buffers not linked to the CAN module. 1: Search for message buffers linked to the CAN module.
5 to 0	STRT5 to STRT0	Specifies the number of message buffer the search starts for. (0 to 63) **Remarks:** **1.** Any search will start from the message number defined by STRT5 to STRT0 and end at the highest available message buffer. If a search results in multiple matches, the lowest buffer number is returned. **2.** To get the next match without modifying the search criteria the STRT5 to STRT0 bits must be set to the succeeding number of the found one in (MFND5 to MFND0) of the CGMSR register.

Note: The address of an interrupt pending register is calculated according to the following formula: effective address = PP_BASE + address offset

Remark: m = 00 to 63

(7) CAN message search result register (CGMSR)

The CGMSR register returns the result of a message search, started by writing the CGMSS register.

This register is read-only and can be read in 1-bit, 8-bit and 16-bit units.

Figure 12-16: CAN Message Search Start Register (CGMSS)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note1]	Initial value
CGMSR	0	0	0	0	0	0	MM	AM	0[Note 3]	0[Note 3]	MFND5	MFND4	MFND3	MFND2	MFND1	MFND0	81AH	0000H

Bit Position	Bit Name	Function
9, 8	MM, AM	Indicates the match result of the preceding message search.

MM	AM	Number of Hits
×	0	No match
0	1	1 message meets the search criteria.
1	1	Several message meet the search criteria.[Note 2]

Bit Position	Bit Name	Function
5 to 0	MFND5 to MFND0	Indicates the number of the message buffer, which was found by the message search. (0 to 63)[Note 2]

Remarks:
1. Any search will start from the message number defined by STRT5 to STRT0 and end at the highest available message buffer. If a search results in multiple matches, the lowest buffer number is returned.
2. To get the next match without modifying the search criteria the STRT5 to STRT0 bits must be set to the succeeding number of the found one in (MFND5 to MFND0) of the CGMSR register.

Notes:
1. The register address is calculated according to the following formula:
   effective address = PP_BASE + address offset
2. If a message search finds several message buffers meeting the search option, the MM flag is set. In that case the MFND5 to MFND0 bits return number of the message buffer with the lowest number.
3. Value of the bits 6 and 7 is undefined after search operation.

12.3.3 CAN interrupt pending registers

(1) CAN interrupt pending register (CCINTP)

The CCINTP register summarizes all grouped interrupt pending signals. Each of them is assigned to an unambiguous interrupt vector of the V850E/ VANStorm.
This register is read-only and can be read in 8-bit and16-bit units.

Figure 12-17: CAN Interrupt Pending Register (CCINTP)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
CCINTP	0	INTMAC	0	0	0	0	0	0	0	0	0	0	0	CAN1ERR	CAN1REC	CAN1TRX	800H	0000H

Bit Position	Bit Name	Function
14	INTMAC	Indicates a MAC interrupt (OR function of GINT3 to GINT1 bits of CGINTP register). 0: No Interrupt pending 1: Interrupt pending
2	CAN1ERR	Indicates a CAN error interrupt (OR function of C1INT6 to C1INT2 bits of CGINTP register). 0: No Interrupt pending 1: Interrupt pending
1	CAN1REC	Indicates a CAN receive completion interrupt (C1INT1 bit of CGINTP register). 0: No Interrupt pending 1: Interrupt pending
0	CAN1TRX	Indicates a CAN transmit completion interrupt (C1INT0 bit of CGINTP register). 0: No Interrupt pending 1: Interrupt pending

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: The CCINTP register is a read-only register, which summarizes the CAN interrupt pending signals. Therefore it cannot be used to clear the interrupt pending signals after servicing. The interrupt pending signals must be cleared in the dedicated interrupt pending registers CGINTPand C1INTP.

(2) CAN global interrupt pending register (CGINTP)

The CGINTP register indicates the global interrupt pending signals. The interrupt pending flags can be cleared by writing to the register according to the special bit-clear method. (Refer to Chapter 12.3.1)

This register can be read in 8-bit and 16-bit units. It can be written in 16-bit units only.

Figure 12-18: CAN Global Interrupt Pending Register (CGINTP) (1/2)

																	Address	Initial
Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset[Note]	value
CGINTP	0	0	0	0	0	0	0	0	0	0	0	0	GINT3	GINT2	GINT1	0	802H	0000H
Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CGINTP	0	0	0	0	0	0	0	0	0	0	0	0	CL_ GINT3	CL_ GINT2	CL_ GINT1	0	802H	

Read

Bit Position	Bit Name	Function
3	GINT3	Indicates a wake-up interrupt from CAN sleep mode while clock supply to the FCAN system was stopped (ref. to CSTOP register). 0: No Interrupt pending 1: Interrupt pending
2	GINT2	Indicates an illegal address access interrupt. 0: No Interrupt pending 1: Interrupt pending **Remarks:** **1.** Interrupt signals an illegal address access (refer to Figure 12-2). **2.** Interrupt signals a write access to temporary buffer while GOM bit of the CGST register is set (1).
1	GINT1	Indicates an invalid write access interrupt. 0: No Interrupt pending 1: Interrupt pending **Remarks:** **1.** Interrupt signals a write access to a CAN module register while GOM bit of the CGST register is cleared (0). **2.** Interrupt signals an illegal FCAN system shut down, i.e. GOM bit is going to be cleared while the CAN module is not in initialization state.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-18: CAN Global Interrupt Pending Register (CGINTP) (2/2)

Write

Bit Position	Bit Name	Function
3	CL_GINT3	Clears the interrupt pending bit GINT3. 0: No change of GINT3 bit. 1: GINT3 bit is cleared (0).
2	CL_GINT2	Clears the interrupt pending bit GINT2. 0: No change of GINT2 bit. 1: GINT2 bit is cleared (0).
1	CL_GINT1	Clears the interrupt pending bit GINT1. 0: No change of GINT1 bit. 1: GINT1 bit is cleared (0).

Remarks: **1.** The interrupts GINT1 and GINT2 are only generated when the corresponding interrupt enable bit in the CGIE register is set.
2. In the CGIE register is no interrupt enable bit implemented for GINT3. Thus this interrupt cannot be disabled.
3. The interrupt pending bits must be cleared by software in the interrupt service routine.

Caution: In case the interrupt pending bit is not cleared by software in the interrupt service routine, no subsequent interrupt is generated anymore.

(3) CAN 1 interrupt pending register (C1INTP)

The C1INTP register indicates the corresponding CAN module interrupt pending signals. The interrupt pending flags can be cleared by writing to the register according to the special bit-clear method. (Refer to Chapter 12.3.1)

This register can be read and written in 8-bit and16-bit units.

Figure 12-19: CAN 1 Interrupt Pending Register (C1INTP) (1/2)

Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1INTP	0	0	0	0	0	0	0	0	0	C1INT6	C1INT5	C1INT4	C1INT3	C1INT2	C1INT1	C1INT0	804H	0000H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
C1INTP	0	0	0	0	0	0	0	0	0	CL_ C1INT6	CL_ C1INT5	CL_ C1INT4	CL_ C1INT3	CL_ C1INT2	CL_ C1INT1	CL_ C1INT0	804H

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Read

Bit Position	Bit Name	Function
6	C1INT6	Indicates a CAN module error. 0: No Interrupt pending 1: Interrupt pending
5	C1INT5	Indicates a CAN bus error of CAN module. 0: No Interrupt pending 1: Interrupt pending
4	C1INT4	Indicates a wake-up from sleep mode of CAN module. 0: No Interrupt pending 1: Interrupt pending
3	C1INT3	Indicates a error passive status on reception of CAN module. 0: No Interrupt pending 1: Interrupt pending
2	C1INT2	Indicates a error passive or bus off status on transmission of CAN module. 0: No Interrupt pending 1: Interrupt pending
1	C1INT1	Indicates a reception completion interrupt of CAN module. 0: No Interrupt pending 1: Interrupt pending
0	C1INT0	Indicates a transmission completion interrupt of CAN module. 0: No Interrupt pending 1: Interrupt pending

Figure 12-19: CAN 1 Interrupt Pending Register (C1INTP) (2/2)

Write

Bit Position	Bit Name	Function
6	CL_C1INT6	Clears the interrupt pending bit C1INT6. 0: No change of C1INT6 bit. 1: C1INT6 bit is cleared (0).
5	CL_C1INT5	Clears the interrupt pending bit C1INT5. 0: No change of C1INT5 bit. 1: C1INT5 bit is cleared (0).
4	CL_C1INT4	Clears the interrupt pending bit C1INT4. 0: No change of C1INT4 bit. 1: C1INT4 bit is cleared (0).
3	CL_C1INT3	Clears the interrupt pending bit C1INT3. 0: No change of C1INT3 bit. 1: C1INT3 bit is cleared (0).
2	CL_C1INT2	Clears the interrupt pending bit C1INT2. 0: No change of C1INT2 bit. 1: C1INT2 bit is cleared (0).
1	CL_C1INT1	Clears the interrupt pending bit C1INT1. 0: No change of C1INT1 bit. 1: C1INT1 bit is cleared (0).
0	CL_C1INT0	Clears the interrupt pending bit C1INT0. 0: No change of C1INT0 bit. 1: C1INT0 bit is cleared (0).

Remarks: 1. The interrupts C1INT1 to C1INT6 are only generated when the corresponding interrupt enable bit in the CGIE register is set.

2. The interrupt pending bits must be cleared by software in the interrupt service routine.

Caution: In case the interrupt pending bit is not cleared by software in the interrupt service routine, no subsequent interrupt is generated anymore.

12.3.4 CAN message buffer registers

(1) Message identifier registers L00 to L63 and H00 to H63 (M_IDL00 to M_IDL63, M_IDH00 to M_IDH63)

The M_IDLm, M_IDHm registers specify the identifier and format of the corresponding message m (m = 00 to 63).

These registers can be read/written 16-bit units.

Figure 12-20: Message Identifier Registers L00 to L63 and H00 to H63 (M_IDL00 to M_IDL63, M_IDH00 to M_IDH63)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note 1]	Initial value
M_IDHm	IDE	0	0	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18	ID17	ID16	012H +(m × 20H)	undef.
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
M_IDLm	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	010H +(m × 20H)	undef.

Bit Position	Bit Name	Function
15 (M_IDHm)	IDE	Specifies the format of message identifier. 0: Standard format mode (11-bit) 1: Extended format mode (29-bit)
12 to 0 (M_IDHm)	ID28 to ID16	When IDE = 0 (standard format): ID28 to ID18 specify the 11-bit identifier, where ID28 is the most significant bit. ID17, ID16 contain received data bits.[Note 2, 3] When IDE = 1 (extended format): ID28 to ID16 specify the 13 most significant bits of the 29-bit identifier, where ID28 is the most significant bit.
15 to 0 (M_IDLm)	ID15 to ID0	When IDE = 0 (standard format): ID15 to ID0 contain received data bits.[Note 2, 3] When IDE = 1 (extended format): ID15 to ID0 specify the 16 least significant bits of the 29-bit identifier.

Notes: **1.** The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

2. In standard format mode (IDE = 0) these bits (ID17 to ID0) are only used for receive message buffers linked to a mask.
- Bits ID17 to ID10 storing the first data byte (D0) is stored, where ID17 is the MSB.
- Bits ID9 to ID2 storing the second data byte (D1), where ID9 is the MSB
- Bits ID1, ID0 contain the two most significant bits 7 and 6 of the third byte (D2)

3. When received message in standard format mode (IDE = 0) has less than 18 data bits, the values of the not received bits are undefined.

Remark: m = 00 to 63

(2) Message configuration registers 00 to 63 (M_CONF00 to M_CONF63)

The M_CONFm registers specify the message type, mask link and CAN module assignment of the corresponding message m (m = 00 to 63).
These registers can be read/written 8-bit units.

Figure 12-21: Message Configuration Registers 00 to 63 (M_CONF00 to M_CONF63)

	7	6	5	4	3	2	1	0	Address Offset[Note 1]	Initial value
M_CONFm	0	0	MT2	MT1	MT0	0	MA1	MA0	014H + (m × 20H)	undef.

Bit Position	Bit Name	Function
5 to 3	MT2 to MT0	Specifies the message type and mask link.
2 to 0	MA1, MA0	Assigns the message buffer to the CAN module. 0: Message buffer is not used. [Note 5] 1: Message buffer is assigned to the CAN module.

MT2	MT1	MT0	Message type and mask link
0	0	0	Transmit message
0	0	1	Receive message, no mask linked
0	1	0	Receive message, mask 0 linked[Note 2]
0	1	1	Receive message, mask 1 linked[Note 2]
1	0	0	Receive message, mask 2 linked[Note 2]
1	0	1	Receive message, mask 3 linked[Note 2]
1	1	0	Reserved[Note 3]
1	1	1	Receive message in diagnostic mode (type 7)[Note 4]

Notes: **1.** The register address is calculated according to the following formula:
effective address = PP_BASE + address offset
2. Mask number of the linked CAN module specified by MA1, MA0 bits.
3. CAN module does not handle a message buffer of this type.
4. A message buffer of this type is only handled if the linked CAN module is set to diagnostic mode. In this case all messages received on the CAN bus will be stored in this message buffer, regardless whether they could have been stored in other message buffers as well. Even the type of the identifier (standard or extended) and the type of the frame (remote or data frame) are not respected. In normal operation mode the message buffer is not handled.
5. If the message buffer is not assigned to a CAN module, it can be used as temporary buffer of the application.

Remark: m = 00 to 63

(3) Message status registers 00 to 63 (M_STAT00 to M_STAT63)

The M_STATm registers indicate transmit and receive status of the corresponding message m (m = 00 to 63). Bits can be set/cleared only by means of the SC_STATm register.
These registers can be read-only in 8-bit units.

Figure 12-22: Message Status Registers 00 to 63 (M_STAT00 to M_STAT63)

	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
M_STATm	0	0	0	0	ERQ	DN	TRQ	RDY	015H + (m × 20H)	undef.

Bit Position	Bit Name	Function
2	DN	Indicates new data received for this message. 0: No new message was received. 1: At least one new message was received. **Remarks:** **1.** If the DN flag is set for a transmit message buffer, it indicates a remote frame reception. In case auto answering (RMDE0 bit of the M_CTRLm register) is active, the DN flag is cleared automatically after the answering data frame is sent. **2.** If the OVM bit of C1CTRL register is cleared (0), a message buffer assigned to the CAN module might be overwritten by new messages, although the DN flag is already set. Checking the MOVR bit of the M_CTRLm register additionally, indicates whether the message buffer has been overwritten. **3.** After copying a received message from the message buffer to the application memory, the DN flag has to be cleared (0) by software.
1	TRQ	Indicates a transmit request of this message. 0: No pending transmit request. 1: Transmit request is pending. **Remark:** If the TRQ flag is set for a receive message, a remote frame is sent. (refer to Table 12-13)
0	RDY	Enables and indicates application processing of this message. 0: Message is processed by the application, and not ready to be handled by the CAN module. 1: Message is ready to be handled by the CAN module. **Remark:** Transmit as well as receive messages are only handled by the CAN module if the RDY flag is set. (refer to Table 12-13)

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: m = 00 to 63

Processing of a transmit or receive message by TRQ and RDY flags is summarized in Table 12-13.

Table 12-13: CAN Message Processing by TRQ and RDY Bits

Message Type	TRQ	RDY	Message Processing
Any	×	0	Message buffer is disabled for any processing by the assigned CAN module.
Receive message	0	1	Message buffer is ready for reception.
	1	1	Request for sending a remote frame.
Transmit message	0	1	No processing of the transmit message.
	1	1	Request for message transmission.

(4) Message set/clear status registers 00 to 63 (SC_STAT0 to SC_STAT63)

The SC_STATm registers set/clear the flags of the corresponding M_STATm registers (m = 00 to 63). By means of this register transmission can be requested and reception can be confirmed. These registers can be written-only in 16-bit units.

Figure 12-23: Message Set/Clear Status Registers 00 to 63 (SC_STAT00 to SC_STAT63)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
SC_STATm	0	0	0	0	0	ST_DN	ST_TRQ	ST_RDY	0	0	0	0	0	CL_DN	CL_TRQ	CL_RDY	016H +(m × 20H)	–

Bit Position	Bit Name	Function
10, 2	ST_DN, CL_DN	Sets/clears the DN bit of the M_STATm register.
9, 1	ST_TRQ, CL_TRQ	Sets/clears the TRQ bit of the M_STATm register.
8, 0	ST_RDY, CL_RDY	Sets/clears the RDY bit of the M_STATm register.

ST_DN	CL_DN	Status of DN bit
0	1	DN bit is cleared (0).
1	0	DN bit is set (1).
Others		No change in DN bit value.

ST_TRQ	CL_TRQ	Status of TRQ bit
0	1	TRQ bit is cleared (0).
1	0	TRQ bit is set (1).
Others		No change in TRQ bit value.

ST_RDY	CL_RDY	Status of RDY bit
0	1	RDY bit is cleared (0).
1	0	RDY bit is set (1).
Others		No change in RDY bit value.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: m = 00 to 63

(5) Message data registers m0 to m7 (M_DATAm0 to M_DATAm7) (m = 00 to 63)

The MDATAm0 to M_DATA7 registers are used to hold the receive or transmit data of the corresponding message m (m = 00 to 63).

These registers can be read/written in 8-bit units.

Figure 12-24: Message Data Registers m0 to m7 (M_DATAm0 to M_DATAm7) (m = 00 to 63) (1/2)

	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
M_DATAm0	D0_7	D0_6	D0_5	D0_4	D0_3	D0_2	D0_1	D0_0	008H + (m × 20H)	undef.
M_DATAm1	D1_7	D1_6	D1_5	D1_4	D1_3	D1_2	D1_1	D1_0	009H + (m × 20H)	undef.
M_DATAm2	D2_7	D2_6	D2_5	D2_4	D2_3	D2_2	D2_1	D2_0	00AH + (m × 20H)	undef.
M_DATAm3	D3_7	D3_6	D3_5	D3_4	D3_3	D3_2	D3_1	D3_0	00BH + (m × 20H)	undef.
M_DATAm4	D4_7	D4_6	D4_5	D4_4	D4_3	D4_2	D4_1	D4_0	00CH + (m × 20H)	undef.
M_DATAm5	D5_7	D5_6	D5_5	D5_4	D5_3	D5_2	D5_1	D5_0	00DH + (m × 20H)	undef.
M_DATAm6	D6_7	D6_6	D6_5	D6_4	D6_3	D6_2	D6_1	D6_0	00EH + (m × 20H)	undef.
M_DATAm7	D7_7	D7_6	D7_5	D7_4	D7_3	D7_2	D7_1	D7_0	00FH + (m × 20H)	undef.

Figure 12-24: Message Data Registers m0 to m7 (M_DATAm0 to M_DATAm7) (m = 00 to 63) (2/2)

Bit Position	Bit Name	Function
7 to 0 (M_DATAm0)	D0_7 to D0_0	Contents of the message data byte 0. (first message data byte)
7 to 0 (M_DATAm1)	D1_7 to D1_0	Contents of the message data byte 1.
7 to 0 (M_DATAm2)	D2_7 to D2_0	Contents of the message data byte 2.
7 to 0 (M_DATAm3)	D3_7 to D3_0	Contents of the message data byte 3.
7 to 0 (M_DATAm4)	D4_7 to D4_0	Contents of the message data byte 4.
7 to 0 (M_DATAm5)	D5_7 to D5_0	Contents of the message data byte 5.
7 to 0 (M_DATAm6)	D6_7 to D6_0	Contents of the message data byte 6.
7 to 0 (M_DATAm7)	D7_7 to D7_0	Contents of the message data byte 7.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: m = 00 to 63

Cautions: 1. When transmitting data, only the number of bytes defined by the data length code (DLC) in the M_DLCm register are transmitted on the CAN bus. The transmission always starts with M_DATAm0.

2. If the ATS flag of the C1CTRL register is set (1) and the data length code (DLC) in the M_DLCm register is greater or equal 2, the last two bytes which are normally taken from the data part of the message buffer are ignored, and instead of these bytes a time stamp value is sent. (refer to Chapter 12.2.5)

3. When a new message is received, all data bytes are updated, even if the data length code (DLC) in the M_DLCm register is less than 8. The values of the data bytes that have not been received may be change undefined.

(6) Message data length code registers 00 to 63 (M_DLC0 to M_DLC63)

The M_DLCm registers specify the data length code (DLC) of the corresponding message m (m = 00 to 63). The DLC determines how many data bytes have to be transmitted, or received respectively, for the corresponding data frame.
These registers can be read/written in 8-bit units.

Figure 12-25: Message Data Length Code Registers 00 to 63 (M_DLC00 to M_DLC63)

	7	6	5	4	3	2	1	0	Address Offset[Note 1]	Initial value
M_DLCm	RFU[Note 2]	RFU[Note 2]	RFU[Note 2]	RFU[Note 2]	DLC3	DLC2	DLC1	DLC0	004H + (m × 20H)	undef.

Bit Position	Bit Name	Function
5 to 3	DLC3 to DLC0	Specifies the data length code of the transmit/receive message.

DLC3	DLC2	DLC1	DLC0	Data Length Code (DLC)
0	0	0	0	No data bytes (0)
0	0	0	1	1 data byte
0	0	1	0	2 data bytes
0	0	1	1	3 data bytes
0	1	0	0	4 data bytes
0	1	0	1	5 data bytes
0	1	1	0	6 data bytes
0	1	1	1	7 data bytes
1	0	0	0	8 data bytes
Others than above				Setting not recommended[Note 3]

Notes: **1.** The register address is calculated according to the following formula:
effective address = PP_BASE + address offset
2. RFU = Reserved for future use. Ensure to set these bits to 0 when writing to the M_DLCm register.
3. If a DLC is specified to a value greater 8 for a transmit message, 8-byte transfer is performed regardless of the DLC value.

Remark: m = 00 to 63

(7) Message control registers 00 to 63 (M_CTRL0 to M_CTRL63)

The M_CTRLm registers control the behaviour on reception or transmission of the corresponding message buffer m (m = 00 to 63).
These registers can be read/written in 8-bit units.

Figure 12-26: Message Control Registers 00 to 63 (M_CTRL00 to M_CTRL63) (1/2)

	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
M_CTRLm	RMDE1	RMED0	ATS	IE	MOVR	R1	R0	RTR	005H + (m × 20H)	undef.

Bit Position	Bit Name	Function
7	RMED1	Specifies the remote frame handling mode 1. 0: DN flag is not changed, when receiving a remote frame. 1: DN flag is set (1), when receiving a remote frame. **Remark:** The remote frame handling mode 1 is only valid for transmit messages and indicates how the DN flag is updated if a remote frame is received on that message buffer. (For details refer to Chapter **12.2.8 Remote frame handling**.)
6	RMED0	Specifies the remote frame handling mode 0. 0: Auto answering of remote frame is not active. 1: Auto answering of remote frame is active. **Remark:** The remote frame handling mode 0 is only valid for transmit messages and indicates how to respond if a remote frame is received on that message buffer. (For details refer to Chapter **12.2.8 Remote frame handling**.)
5	ATS	Controls appending of the time stamp. 0: No time stamp appending. 1: Append time stamp **Remark:** This bit is only handled for transmit messages. If ATS is set (1) and the data length code (DLC) is greater or equal 2, the last two data bytes are replaced by the 16-bit time stamp. The appended time stamp is the capture value of the CAN global time system counter (CGTSC) on the SOF for this message. The last two data bytes defined in the data area are ignored. (For further details refer to Chapter **12.2.5 Time stamp**.)

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remark: m = 00 to 63

Figure 12-26: Message Control Registers 00 to 63 (M_CTRL00 to M_CTRL63) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>4</td><td>IE</td><td>Enables message buffer m related interrupts.
0: Interrupts related to message buffer m disabled.
1: Interrupts related to message buffer m enabled.

Remark: If the message related interrupt is enabled, an interrupt is generated for any of the following conditions:
<table><tr><th>Condition</th><th>Related Interrupt</th></tr><tr><td>Data frame or remote frame is transmitted from transmit message buffer.</td><td>CAN1TRX</td></tr><tr><td>Data frame or remote frame is received on receive message buffer.</td><td rowspan="2">CAN1REC</td></tr><tr><td>Remote frame is received on transmit message without auto answering set (RMDE0 = 0).</td></tr></table>
An interrupt is not generated, even if enabled, for any of the following conditions:
<table><tr><th>Condition</th></tr><tr><td>Remote frame is received on a transmit message with auto answering mode (RMDE0 = 1).</td></tr><tr><td>Remote frame is transmitted from receive message buffer.</td></tr></table></td></tr>
<tr><td>3</td><td>MOVR</td><td>Indicates a message buffer overwrite.
0: No overwriting occurred.
1: Message buffer contents have been overwritten at least once since the DN flag of the M_STATm register has been cleared (0).

Remark: If the OVM bit of the C1CTRL register is cleared (0) a message buffer linked to this CAN module might be overwritten by new messages although the DN flag is already set. Checking the MOVR bit additionally, indicates whether the message buffer has been overwritten.</td></tr>
<tr><td>2</td><td>R1</td><td>Reserved bit (value of CAN bus bit r0 for receive message buffer)</td></tr>
<tr><td>1</td><td>R0</td><td>Reserved bit (value of CAN bus bit r1 for receive message buffer)</td></tr>
<tr><td>0</td><td>RTR</td><td>Specifies remote or data frame type of the message buffer.
0: Message received or to be sent is a data frame
1: Message received or to be sent is a remote frame.

Remark: When the RTR bit is set (1) for a transmit message, a remote frame is transmitted for the given identifier instead of a data frame. The RTR bit can be read for a receive message to determine whether a data frame or a remote frame was received.</td></tr>
</table>

Remark: m = 00 to 63

(8) Message time stamp registers 00 to 63 (M_TIME00 to M_TIME63)

The M_TIMEm registers store the captured time stamp value on reception of the corresponding message m (m = 00 to 63).
These registers can be read/written in 16-bit units.

Figure 12-27: Message Time Stamp Registers 00 to 63 (M_TIME00 to M_TIME63)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
M_TIMEm	TS15	TS14	TS13	TS12	TS11	TS19	TS9	TS8	TS7	TS6	TS5	TS4	TS3	TS2	TS1	TS0	006H + (m × 20H)	undef.

Bit Position	Bit Name	Function
15 to 0	TS15 to TS0	16-bit time stamp value captured on message reception. **Remark:** The trigger for the time stamp capture event is selected by the TMR flag of the C1CTRL register. (For details refer to Chapter **12.2.5 Time stamp**.)

Note: The address of a message time stamp register is calculated according to the following formula: effective address = PP_BASE + address offset

Remark: m = 00 to 63

12.3.5 CAN Module Registers

(1) CAN 1 mask 0 to 3 registers L, H (C1MASKL0 to C1MASKL3, C1MASKH0 to C1MASKH3)

The C1MASKL0 to C1MASKL3, and C1MASKH0 to C1MASKH3 registers specify the four acceptance masks for the CAN module. (For more details refer to Chapter **12.2.7 Mask handling**.) These registers can be read/written in 8-bit and 16-bit units.

Figure 12-28: CAN 1 Mask 0 to 3 Registers L, H (C1MASKL0 to C1MASKL3, C1MASKH0 to C1MASKH3)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset	Initial value
C1MASKHn	CMIDE	0	0	CMID28	CMID27	CMID26	CMID25	CMID24	CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16	see Table 12-14	undef.
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
C1MASKLn	CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8	CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0	see Table 12-14	undef.

Bit Position	Bit Name	Function
15 (C1MASKHn)	CMIDE	Sets the CAN module mask option for the identifier type of the receive message. 0: Check identifier type of a received message. 1: Do not check identifier type. **Remark:** When CMIDE is cleared (0), the specified identifier type (standard or extended) of the message buffer linked to this CAN mask register must match the identifier type of the received message, in order to accept it for that message buffer.
14 to 0 (C1MASKHn) 15 to 0 (C1MASKLn)	CMID28 to CMID0	Sets the CAN module mask option for the corresponding identifier bit (ID28 to ID0) of the receive message. 0: Check identifier bit of a received message. 1: Do not check identifier bit. **Remarks:** **1.** When CMIDn is cleared (0), the specified identifier bit of the message buffer linked to this CAN mask register must match the identifier bit of the received message, in order to accept it for that message buffer. **2.** When a receive message buffer is linked to a mask, always 29 bits of the specified identifier in the M_IDHm, M_IDLm registers of the message buffer are compared with the identifier of the received message, even if a standard format (11 identifier bits) is set. In case standard format identifier is selected (IDE = 0) the lower 18 bits in the M_IDm register contain a copy of data field bits, so that an address extensions by means of data field bits is possible. **3.** When a mask is exclusively intended for a standard format identifier the irrelevant mask bits CMID17 to CMID0 have to be set (1).

Remark: n = 0 to 3 (mask number)

Table 12-14: Address Offsets of the CAN 1 Mask Registers

Symbol	Address Offset
C1MASKL0	840H
C1MASKH0	842H
C1MASKL1	844H
C1MASKH1	846H
C1MASKL2	848H
C1MASKH2	84AH
C1MASKL3	84CH
C1MASKH3	84EH

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

(2) CAN 1 control register (C1CTRL)

The C1CTRL register controls the operating modes and indicates the operating status of the CAN module.

This register can be read in 8-bit and 16-bit units. It can be written in 16-bit units only. For setting and clearing certain bits a special set/clear method applies (refer to Chapter 12.3.1).

Figure 12-29: CAN 1 Control Register (C1CTRL) (1/4)

																	Address	Initial
Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset[Note]	value
C1CTRL	TECS1	TECS0	RECS1	RECS0	BOFF	TSTAT	RSTAT	ISTAT	0	DLEVR	DLEVT	OVM	TMR	STOP	SLEEP	INIT	850H	0101H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
C1CTRL	0	ST_ DLEVT	ST_ DLEVT	ST_ OVM	ST_ TMR	ST_ STOP	ST_ SLEEP	ST_ INIT	0	CL_ DLEVR	CL_ DLEVT	CL_ OVM	CL_ TMR	CL_ STOP	CL_ SLEEP	CL_ INIT

850H

Read (1/3)

Bit Position	Bit Name	Function
15, 14	TECS1, TECS0	Indicates the transmission error counter status.
13, 12	RECS1, RECS0	Indicates the reception error counter status.

TECS1	TECS0	Transmission Error Counter Status
0	0	Transmission error counter below warning level (< 96)
0	1	Transmission error counter in warning level range (96 to 127)
1	0	Reserved (not possible)
1	1	Transmission error counter above warning level (≥ 128)

RECS1	RECS0	Reception Error Counter Status
0	0	Reception error counter below warning level (< 96)
0	1	Reception error counter in warning level range (96 to 127)
1	0	Reserved (not possible)
1	1	Reception error counter above warning level (≥ 128)

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-29: CAN 1 Control Register (C1CTRL) (2/4)

Read (2/3)

11	BOFF	Indicates a bus-off status of the CAN module. 0: CAN module is not in bus-off state (transmission error counter < 256) 1: CAN module is in bus-off state (transmission error counter = 256)
10	TSTAT	Indicates the transmission status. 0: No transmission activity on the CAN bus. 1: Transmission activity on the CAN bus.
9	RSTAT	Indicates the reception status. 0: No reception activity on the CAN bus. 1: Reception activity on the CAN bus.
8	ISTAT	Indicates the initialisation mode. 0: CAN module is in normal operation mode. 1: CAN module is stopped and set into initialisation mode. **Remarks:** **1.** The ISTAT bit is set when the setting of the INIT bit is acknowledged by the CAN protocol layer. It is cleared automatically when the INIT bit is cleared. **2.** In initialisation mode the level of the corresponding CAN transmit output is recessive (logical high). **3.** Data manipulation of the C1SYNC and C1BRP registers is only possible during INIT state. **4.** In INIT state the transmission and reception error counters are cleared and any error status is reset.
6	DLEVR	Specifies the dominant level of the CAN receive input pin. 0: Low level at the receive input is interpreted as a dominant bit (0). 1: High level at the receive input is interpreted as a dominant bit (0). **Remark:** From software point of view a dominant bit is always a “0” value.
5	DLEVT	Specifies the dominant level of the CAN transmit output pin. 0: A dominant bit (0) results in a low level output. 1: A dominant bit (0) results in a high level output. **Remark:** From software point of view a dominant bit is always a “0” value.
4	OVM	Specifies the CAN message buffer overwrite mode. 0: A new CAN message overwrites a message buffer with DN bit set (1). 1: A new CAN message is discarded, if it would be stored in a message buffer with DN bit set (1). **Remark:** The OVM bit determines how to handle a receive message in case this message would overwrite the corresponding receive message buffer.
3	TMR	Specifies the time stamp mode for reception. 0: CGTSC counter is captured into the corresponding M_TIMEm register at SOF signal of the receive message. 1: CGTSC counter is captured into the corresponding M_TIMEm register, when the valid receive message is copied into the message buffer. **Remark:** For details refer to Chapter **12.2.5 Time stamp**

Figure 12-29: CAN 1 Control Register (C1CTRL) (3/4)

Read (3/3)

2	STOP	Selects the CAN stop mode. 0: CAN module is not stop mode. 1: CAN module stop mode selected. **Remarks:** **1.** The CAN stop mode can be entered only if the CAN module is already in sleep mode (SLEEP = 1). **2.** In CAN stop mode the CAN module is disabled (protocol layer activities stopped, and set in suspend mode), and wake up of the CAN module is only possible by CPU (CPU clears STOP bit). **3.** Releasing the STOP mode enters the initialisation mode.
1	SLEEP	Selects the CAN sleep mode. 0: Normal operation mode. 1: CAN module sleep mode selected. **Remarks:** **1.** Entering the CAN sleep mode from normal operating mode is just possible when the CAN bus is idle. **2.** In CAN sleep mode the CAN module does not process any transmit request submitted by the CPU. **3.** In case there is activity on the CAN bus and in parallel the SLEEP bit is set (1), the CAN module remains in normal operating mode and the SLEEP bit is cleared (0) automatically. **4.** The CAN sleep mode is released and normal operating mode is entered under the following conditions: (a) CPU clears the SLEEP bit (i.e. internal wake up by CPU) (b) first dominant bit on the idle CAN bus (i.e. external wake up by CAN bus activity) **5.** After releasing the CAN sleep mode the WAKE bit of the C1DEF register is set (1), and an error interrupt is generated upon external wake up by CAN bus activity.
0	INIT	Requests entering the initialisation mode. 0: Normal operation mode 1: Initialisation mode request **Remark:** The INIT flag is used to set the CAN module in initialisation mode. The CAN module acknowledges the transition into initialisation state by setting the ISTAT flag (1).

Write (1/2)

Bit Position	Bit Name	Function
14, 6	ST_DLEVR, CL_DLEVR	Sets/clears the DLEVR bit.

ST_DLEVR	CL_DLEVR	Status of DLEVR bit
0	1	DLEVR bit is cleared (0).
1	0	DLEVR bit is set (1).
Others		No change in DLEVR bit value.

Figure 12-29: CAN 1 Control Register (C1CTRL) (4/4)

Write (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>13, 5</td><td>ST_DLEVT,
CL_DLEVT</td><td>Sets/clears the DLEVT bit.
<table>
<tr><th>ST_DLEVT</th><th>CL_DLEVT</th><th>Status of DLEVT bit</th></tr>
<tr><td>0</td><td>1</td><td>DLEVT bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>DLEVT bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in DLEVT bit value.</td></tr>
</table></td></tr>
<tr><td>13, 4</td><td>ST_OVM,
CL_OVM</td><td>Sets/clears the OVM bit.
<table>
<tr><th>ST_OVM</th><th>CL_OVM</th><th>Status of OVM bit</th></tr>
<tr><td>0</td><td>1</td><td>OVM bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>OVM bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in OVM bit value.</td></tr>
</table></td></tr>
<tr><td>12, 3</td><td>ST_TMR,
CL_TMR</td><td>Sets/clears the TMR bit.
<table>
<tr><th>ST_TMR</th><th>CL_TMR</th><th>Status of TMR bit</th></tr>
<tr><td>0</td><td>1</td><td>TMR bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>TMR bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in TMR bit value.</td></tr>
</table></td></tr>
<tr><td>11, 2</td><td>ST_STOP,
CL_STOP</td><td>Sets/clears the STOP bit.
<table>
<tr><th>ST_STOP</th><th>CL_STOP</th><th>Status of STOP bit</th></tr>
<tr><td>0</td><td>1</td><td>STOP bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>STOP bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in STOP bit value.</td></tr>
</table></td></tr>
<tr><td>10, 1</td><td>ST_SLEEP,
CL_SLEEP</td><td>Sets/clears the SLEEP bit.
<table>
<tr><th>ST_SLEEP</th><th>CL_SLEEP</th><th>Status of SLEEP bit</th></tr>
<tr><td>0</td><td>1</td><td>SLEEP bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>SLEEP bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in SLEEP bit value.</td></tr>
</table></td></tr>
<tr><td>9, 0</td><td>ST_INIT,
CL_INIT</td><td>Sets/clears the INIT bit.
<table>
<tr><th>ST_INIT</th><th>CL_INIT</th><th>Status of INIT bit</th></tr>
<tr><td>0</td><td>1</td><td>INIT bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>INIT bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in INIT bit value.</td></tr>
</table></td></tr>
</table>

(3) CAN 1 definition register (C1DEF)

The C1DEF register defines normal and diagnostic operation and indicates CAN bus error and states of the CAN module.

This register can be read in 8-bit and 16-bit units. It can be written in 16-bit units only. For setting and clearing certain bits a special set/clear method applies (refer to Chapter 12.3.1).

Figure 12-30: CAN 1 Definition Register (C1DEF) (1/3)

																	Address	Initial
Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset[Note]	value
C1DEF	0	0	0	0	0	0	0	0	DGM	MOM	SSHT	PBB	BERR	VALID	WAKE	OVR	852H	0101H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
C1DEF	ST_ DGM	ST_ MOM	ST_ SSHT	ST_ PBB	0	0	0	0	CL_ DGM	CL_ MOM	CL_ SSHT	CL_ PBB	CL_ BERR	CL_ VALID	CL_ WAKE	CL_ OVR	852H

Read (1/2)

Bit Position	Bit Name	Function
7	DGM	Specifies the storage of receive message in diagnostic mode. 0: receive only and store valid message in message buffer type 7 1: receive only and store valid message as in normal operation mode **Remark:** The settings of the DGM bit are only effective in diagnostic mode (MOM = 1). In normal operation mode (MOM = 0) the DGM bit settings have no meaning.
6	MOM	Defines the module operating mode. 0: Normal operating mode 1: Diagnostic mode **Remarks:** **1.** The diagnostic mode provides the following functional behavior: (a) Transmission of data frames and remote frames is not possible. (b) No acknowledge is generated upon reception of a valid message. (c) On reception of a valid message the VALID flag is set (0). (d) Receive and transmit error counters remain unchanged on errors. **2.** The diagnostic mode can be used for baud rate detection and diagnostic purposes. **Caution:** **When the diagnostic mode (MOM = 1) is defined for the CAN module, the C1BRP register is only accessible in the initialization state (ISTAT = 1). While ISTAT is cleared (0) write access to the C1BRP is prohibited and reading the address of the C1BRP register returns the status of the C1DINF register.**

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-30: CAN 1 Definition Register (C1DEF) (2/3)

Read (2/2)

Bit Position	Bit Name	Function
5	SSHT	Defines the single-shot mode for the CAN module. 0: Normal operating mode 1: Single-shot mode **Remarks:** **1.** In single shot mode the CAN module tries to transmit a message only once, and the TRQ flag of the corresponding message is cleared regardless whether the transmission was successful (no error occurred), or not. **2.** In case of an error frame caused during a transmission in single-shot mode, the CAN module does not launch a re-transmission. However, error management according to the CAN Protocol is executed (i.e. generation of error interrupt, incrementing of error counters). **3.** The CPU can switch between the normal operating mode and the single-shot mode while the CAN module is active without causing any error on the CAN bus. **Caution: According to the CAN protocol upon a loss of arbitration a transmitter attempts to re-transmit the message, though loss of arbitration is not defined as an error.** **When single shot mode is set (SSHT = 1), a loss of arbitration is signaled by setting the BERR flag (1). Since the BERR flag signals a bus error in normal operation, the user must check it in conjunction with the values of the error counter, in order to judge whether it was caused by an error or a loss of arbitration.**
4	PBB	Defines the priority by message buffer numbers. 0: Transmission priority is given by message identifier. 1: Transmission priority is given by the number of the message buffer. **Remark:** Normally the message identifier defines the transmission priority. If the PBB flag is set, the location of a message defines the priority – the lower the message buffer number the higher the transmission priority.
3	BERR	Indicates a CAN bus error. 0: No CAN bus error occurred since the bit was cleared last. 1: At least one CAN bus error occurred since the flag has been cleared last. **Remark:** For single shot mode (SSHT bit = 1) this flag indicates a loss of the arbitration.
2	VALID	Indicates valid protocol activity. 0: No valid message was detected by the CAN protocol layer. 1: At least one valid message was received on the CAN bus since the flag has been cleared last.
1	WAKE	Indicates the wake-up condition from CAN sleep mode. 0: No wake-up, or sleep mode has been terminated by CPU (normal operation). 1: CAN sleep mode has been terminated by detection of CAN bus activity.
0	OVR	Indicates an overrun error. 0: No overrun (normal operation) 1: An overrun occurred during access to the CAN memory. **Remark:** The OVR flag is set, if the CAN message handler is not able to scan all the message areas defined for the CAN module due to timing problems. The error interrupt CxINT6 is generated at the same time. Possible cause for an overrun situation: The CAN memory access clock f_{MEM} selection is too slow for the selected CAN baud rate.

Figure 12-30: CAN 1 Definition Register (C1DEF) (3/3)

Write

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>15, 7</td><td>ST_DGM,
CL_DGM</td><td>Sets/clears the DGM bit.
<table>
<tr><th>ST_DGM</th><th>CL_DGM</th><th>Status of DGM bit</th></tr>
<tr><td>0</td><td>1</td><td>DGM bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>DGM bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in DGM bit value.</td></tr>
</table></td></tr>
<tr><td>14, 6</td><td>ST_MOM,
CL_MOM</td><td>Sets/clears the MOM bit.
<table>
<tr><th>ST_MOM</th><th>CL_MOM</th><th>Status of MOM bit</th></tr>
<tr><td>0</td><td>1</td><td>MOM bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>MOM bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in MOM bit value.</td></tr>
</table></td></tr>
<tr><td>13, 5</td><td>ST_SSHT,
CL_SSHT</td><td>Sets/clears the SSHT bit.
<table>
<tr><th>ST_SSHT</th><th>CL_SSHT</th><th>Status of SSHT bit</th></tr>
<tr><td>0</td><td>1</td><td>SSHT bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>SSHT bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in SSHT bit value.</td></tr>
</table></td></tr>
<tr><td>12, 4</td><td>ST_PPB,
CL_PPB</td><td>Sets/clears the PPB bit.
<table>
<tr><th>ST_PPB</th><th>CL_PPB</th><th>Status of PPB bit</th></tr>
<tr><td>0</td><td>1</td><td>PPB bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>PPB bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in PPB bit value.</td></tr>
</table></td></tr>
<tr><td>3</td><td>CL_BERR</td><td>Clears the BERR bit.
0: No change of BERR bit.
1: BERR bit is cleared (0).</td></tr>
<tr><td>2</td><td>CL_VALID</td><td>Clears the VALID bit.
0: No change of VALID bit.
1: VALID bit is cleared (0).</td></tr>
<tr><td>1</td><td>CL_WAKE</td><td>Clears the WAKE bit.
0: No change of WAKE bit.
1: WAKE bit is cleared (0).</td></tr>
<tr><td>0</td><td>CL_OVR</td><td>Clears the OVR bit.
0: No change of OVR bit.
1: OVR bit is cleared (0).</td></tr>
</table>

(4) CAN 1 information register (C1LAST)

The C1LAST register returns the number of the last received message and last CAN protocol error of the CAN module.

This register can be read-only in 8-bit and 16-bit units.

Figure 12-31: CAN 1 Information Register (C1LAST)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note 1]	Initial value
C1LAST	0	0	0	0	LERR3	LERR2	LERR1	LERR0	LREC7	LREC6	LREC5	LREC4	LREC3	LREC2	LREC1	LREC0	854H	00FFH

Bit Position	Bit Name	Function
11 to 8	LERR3 to LERR0	Holds the code of the last CAN protocol error.
7 to 0	LREC7 to LREC0	Holds the message buffer number of the last received message.

LERR3	LERR2	LERR1	LERR0	Code of Last CAN Protocol Error
0	0	0	0	No error (reset state only)
0	0	0	1	CAN bus bit error
0	0	1	0	CAN bus stuff error
0	0	1	1	CAN bus CRC error
0	1	0	0	CAN bus form error
0	1	0	1	CAN bus acknowledgement error
0	1	1	0	CAN bus arbitration lost [Note 2]
0	1	1	1	CAN module overrun error
1	0	0	0	CAN wake-up from CAN bus
Others than above				Reserved

Remark: The LERR3 to LERR0 bits cannot be cleared. Thus these bits remain unchanged until the next error occurs.

LREC7 to LREC0	Receive Message Buffer Number
0 to 63	Message buffer number of the last received message
64 to 254	Reserved (not possible)
255	No message has been received

Notes: **1.** The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

2. This error code only occurs in single-shot mode (SSHT bit of the C1DEF register = 1).

(5) CAN 1 error counter register (C1ERC)

The C1ERC register reflects the status of the transmit and the receive error counters of the CAN module.

This register can be read-only in 8-bit and 16-bit units.

Figure 12-32: CAN 1 Error Counter Register (C1ERC)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1ERC	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	856H	00FFH

Bit Position	Bit Name	Function
15 to 8	REC7 to REC0	The receive error counter (REC) holds the status of the error counter of reception errors as defined in the CAN protocol.
7 to 0	TEC7 to TEC0	The transmit error counter (TEC) holds the status of the error counter of transmission errors as defined in the CAN protocol.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

(6) CAN 1 interrupt enable register (C1IE)

The C1IE register enables the transmit, receive and error interrupts of the CAN module.
This register can be read in 8-bit and 16-bit units. It can be written in 16-bit units only. For setting and clearing certain bits a special set/clear method applies (refer to Chapter 12.3.1).

Figure 12-33: CAN 1 Interrupt Enable Register (C1IE) (1/3)

																	Address	Initial
Read	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Offset[Note]	value
C1IE	0	0	0	0	0	0	0	0	0	E_INT6	E_INT5	E_INT4	E_INT3	E_INT2	E_INT1	E_INT0	858H	0000H

Write	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
C1IE	0	ST_ E_INT6	ST_ E_INT5	ST_ E_INT4	ST_ E_INT3	ST_ E_INT2	ST_ E_INT1	ST_ E_INT0	0	CL_ E_INT6	CL_ E_INT5	CL_ E_INT4	CL_ E_INT3	CL_ E_INT2	CL_ E_INT1	CL_ E_INT0	858H

Read

Bit Position	Bit Name	Function
6	E_INT6	Enables CAN module error interrupt (INT6). 0: Interrupt disabled 1: Interrupt enabled
5	E_INT5	Enables CAN bus error interrupt (INT5). 0: Interrupt disabled 1: Interrupt enabled
4	E_INT4	Enables wake-up from CAN sleep mode interrupt (INT4). 0: Interrupt disabled 1: Interrupt enabled
3	E_INT3	Enables interrupt for error passive on reception(INT3). 0: Interrupt disabled 1: Interrupt enabled
2	E_INT2	Enables interrupt for error passive or bus-off on transmission (INT2). 0: Interrupt disabled 1: Interrupt enabled
1	E_INT1	Enables reception completion interrupt (INT1). 0: Interrupt disabled 1: Interrupt enabled
0	E_INT0	Enables transmission completion interrupt (INT0). 0: Interrupt disabled 1: Interrupt enabled

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-33: CAN 1 Interrupt Enable Register (C1IE)(2/3)

Write

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>14, 6</td><td>ST_E_INT6,
CL_E_INT6</td><td>Sets/clears the E_INT6 bit.
<table>
<tr><th>ST_E_INT6</th><th>CL_E_INT6</th><th>Status of E_INT6 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT6 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT6 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT6 bit value.</td></tr>
</table></td></tr>
<tr><td>13, 5</td><td>ST_E_INT5,
CL_E_INT5</td><td>Sets/clears the E_INT5 bit.
<table>
<tr><th>ST_E_INT5</th><th>CL_E_INT5</th><th>Status of E_INT5 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT5 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT5 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT5 bit value.</td></tr>
</table></td></tr>
<tr><td>12, 4</td><td>ST_E_INT4,
CL_E_INT4</td><td>Sets/clears the E_INT4 bit.
<table>
<tr><th>ST_E_INT4</th><th>CL_E_INT4</th><th>Status of E_INT4 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT4 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT4 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT4 bit value.</td></tr>
</table></td></tr>
<tr><td>11, 3</td><td>ST_E_INT3,
CL_E_INT3</td><td>Sets/clears the E_INT3 bit.
<table>
<tr><th>ST_E_INT3</th><th>CL_E_INT3</th><th>Status of E_INT3 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT3 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT3 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT3 bit value.</td></tr>
</table></td></tr>
<tr><td>10, 2</td><td>ST_E_INT2,
CL_E_INT2</td><td>Sets/clears the E_INT2 bit.
<table>
<tr><th>ST_E_INT2</th><th>CL_E_INT2</th><th>Status of E_INT2 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT2 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT2 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT2 bit value.</td></tr>
</table></td></tr>
<tr><td>9, 1</td><td>ST_E_INT6,
CL_E_INT6</td><td>Sets/clears the E_INT1 bit.
<table>
<tr><th>ST_E_INT1</th><th>CL_E_INT1</th><th>Status of E_INT1 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT1 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT1 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT1 bit value.</td></tr>
</table></td></tr>
</table>

Figure 12-33: CAN 1 Interrupt Enable Register (C1IE)(3/3)

Write

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>8, 0</td><td>ST_E_INT0,
CL_E_INT0</td><td>Sets/clears the E_INT0 bit.
<table>
<tr><th>ST_E_INT0</th><th>CL_E_INT0</th><th>Status of E_INT0 bit</th></tr>
<tr><td>0</td><td>1</td><td>E_INT0 bit is cleared (0).</td></tr>
<tr><td>1</td><td>0</td><td>E_INT0 bit is set (1).</td></tr>
<tr><td colspan="2">Others</td><td>No change in E_INT0 bit value.</td></tr>
</table></td></tr>
</table>

(7) CAN 1 bus activity register (C1BA)

The C1BA register indicates the status of the CAN bus activities of the CAN module.
This register can be read-only in 8-bit and 16-bit units.

Figure 12-34: CAN 1 Bus Activity Register (C1BA) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1BA	0	0	0	CACT4	CACT3	CACT2	CACT1	CACT0	TMNO7	TMNO6	TMNO5	TMNO4	TMNO3	TMNO2	TMNO1	TMNO0	85AH	00FFH

Bit Position	Bit Name	Function
12 to 8	CACT4 to CACT0	Indicates the CAN module activity.

CACT4	CACT3	CACT2	CACT1	CACT0	CAN Module Activity
0	0	0	0	0	Reset state
0	0	0	0	1	Waiting for bus idle
0	0	0	1	0	Bus idle
0	0	0	1	1	Start of frame (SOF)
0	0	1	0	0	Standard format ID section
0	0	1	0	1	Data length code section
0	0	1	1	0	Data field section
0	0	1	1	1	CRC field section
0	1	0	0	0	CRC delimiter
0	1	0	0	1	Acknowledge slot
0	1	0	1	0	Acknowledge delimiter
0	1	0	1	1	End of frame section (EOF)
0	1	1	0	0	Intermission state
0	1	1	0	1	Suspend transmission
0	1	1	1	0	Error frame
0	1	1	1	1	Waiting for error delimiter
1	0	0	0	0	Error delimiter
1	0	0	0	1	Error bus-off
1	0	0	1	0	Extended format ID section
Others than above					Reserved

Remark: The CACT4 to CACT0 bits reflect the status of the CAN protocol layer.

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-34: CAN 1 Bus Activity Register (C1BA) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>7 to 0</td><td>TMNO7 to TMNO0</td><td>Indicates the message buffer, which is either waiting to be transmitted or in transmission progress.
<table>
<tr><th>TMNO7 to TMNO0</th><th>Number of Transmit Message Buffer</th></tr>
<tr><td>0 to 63</td><td>Current transmit message buffer (waiting for transmission, or in transmission progress)</td></tr>
<tr><td>64 to 254</td><td>Reserved (not possible)</td></tr>
<tr><td>255</td><td>No message waiting for transmission, or in transmission progress.</td></tr>
</table>
</td></tr>
</table>

(8) CAN 1 bit rate prescaler register (C1BRP)

The C1BRP register specifies the bit rate prescaler and CAN bus speed of the CAN module. The register layout depends on the TLM bit (bit 15), and distinguishes between 6-bit prescaler (TLM bit = 0) and 8-bit prescaler (TLM bit = 1).

This register can be read/written in 8-bit and 16-bit units. However, write access is only permitted in initialisation mode (ISTAT bit of the C1CTRL register = 1)

Figure 12-35: CAN 1 Bit Rate Prescaler Register (C1BRP) (1/2)

TLM = 0

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1BRP	TLM	0	0	0	0	0	0	0	0	BTYPE	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	85CH	0000H

TLM = 1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1BRP	TLM	0	0	0	0	0	0	BTYPE	BRP7	BRP6	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	85CH	

Bit Position	Bit Name	Function
15	TLM	Specifies the transfer layer mode. 0: Transfer layer uses 6-bit prescaler setting. 1: Transfer layer uses 8-bit prescaler setting.
8 (TLM = 1) 6 (TLM = 0)	BTYPE	Specifies the CAN bus type. 0: CAN bus type is low speed bus (≤ 125 kbps) 1: CAN bus type is high speed bus (> 125 kbps)

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Remarks: **1.** Writing to this register is only possible if CAN module is set into initialization mode.
2. CPU can read C1BRP register at any time.

Caution: In diagnostic mode the C1BRP register is hidden, and the C1DINF register appears instead of it at the same address.

Figure 12-35: CAN 1 Bit Rate Prescaler Register (C1BRP) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>7 to 0
(TLM = 1)

5 to 0
(TLM = 0)</td><td>BRP7 to BRP0
(TLM = 1)

BRP5 to BRP0
(TLM = 0)</td><td>Specifies the bit rate prescaler for the CAN protocol layer.
TLM = 0:
<table>
<tr><th>BRP5</th><th>BRP4</th><th>BRP3</th><th>BRP2</th><th>BRP1</th><th>BRP0</th><th>Bit Rate Prescaler
$f_{BTL} = f_{MEM} / 2\times(k+1)$</th><th>k</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>$f_{BTL} = f_{MEM} / 2$</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>$f_{BTL} = f_{MEM} / 4$</td><td>1</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>$f_{BTL} = f_{MEM} / 6$</td><td>2</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>$f_{BTL} = f_{MEM} / 8$</td><td>3</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>$f_{BTL} = f_{MEM} / 10$</td><td>4</td></tr>
<tr><td colspan="6">.
.
.</td><td>.
.
.</td><td>.
.
.</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>$f_{BTL} = f_{MEM} / 126$</td><td>62</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>$f_{BTL} = f_{MEM} / 128$</td><td>63</td></tr>
</table>
TLM = 1:
<table>
<tr><th>BRP7</th><th>BRP6</th><th>BRP5</th><th>BRP4</th><th>BRP3</th><th>BRP2</th><th>BRP1</th><th>BRP0</th><th>Bit Rate Prescaler
$f_{BTL} = f_{MEM} / (k+1)$</th><th>k</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>$f_{BTL} = f_{MEM}$</td><td>0</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>$f_{BTL} = f_{MEM} / 2$</td><td>1</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>$f_{BTL} = f_{MEM} / 3$</td><td>2</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>$f_{BTL} = f_{MEM} / 4$</td><td>3</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>$f_{BTL} = f_{MEM} / 5$</td><td>4</td></tr>
<tr><td colspan="8">.
.
.</td><td>.
.
.</td><td>.
.
.</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>$f_{BTL} = f_{MEM} / 255$</td><td>254</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>$f_{BTL} = f_{MEM} / 256$</td><td>255</td></tr>
</table></td></tr>
</table>

Remark: The BRP defines the period of the base clock f_{BTL} for the protocol layer of a CAN module. It determines the number of FCAN system clocks f_{MEM} per time quantum TQ. A time quantum TQ is the basic unit of a bit in a CAN frame:

$$TQ = \frac{1}{f_{BTL}}$$

(9) CAN 1 synchronization control register (C1SYNC)

A bit in a CAN frame is built by a programmable number of time quanta (TQ), as shown in the Figure 12-36 below.

Figure 12-36: CAN Bus Bit Timing



For the CAN modules in the FCAN system the bit length of segments SYNC_SEG, PROP_SEG, PHASE_SEG1 and PHASE_SEG2 must not be defined explicitly. All necessary CAN bit timings are programmed by defining

- the total number of time quanta TQ per CAN bit (i.e. DBT).
- the location of the sample point (i.e. SPT) as a number of TQ.

The CAN protocol segmentation is done by the CAN module automatically.

Due to re-synchronisation mechanisms the CAN module may lengthen PHASE_SEG1 or shorten PHASE_SEG2 by one or more TQ. The total number of TQ for which the CAN module is permitted to lengthen or shorten the phase segments is called synchronisation jump width (SJW). The SJW value must be less or equal the difference of DBT and SPT, which corresponds to PHASE_SEG2, and can be specified in the range of 1 TQ to 4 TQ.

For additional information on the CAN bus bit timing please refer to ISO 11898.

The relation between CAN memory clock and CAN bus baud rate is:

$$f_{CANBUS} = \frac{1}{DBT \times TQ} = \frac{f_{BTL}}{DBT} = \frac{f_{MEM}}{DBT \times BRP}$$

Valid values for DBT and BRP are:

TLM bit	DBT [TQ]	BRP[Note]	
0	8, 9, 10, ... ,25	2, 4, 6, ... ,128	2 × (k + 1)
1	8, 9, 10, ... ,25	1, 2, 3, ... ,256	k + 1

Note: BRP is the resulting bit rate prescaler value specified in the C1BRP register, where the variable k corresponds to the contents of bits BRP5 to BRP0 when TLM bit = 0, and bits BRP7 to BRP0 bits when TLM bit = 1, respectively.

The C1SYNC register specifies the data bit time (DBT), sampling point position (SPT) and synchronisation jump width (SJW) of the CAN module.
This register can be read/written in 8-bit and 16-bit units. However, write access is only permitted in initialisation mode (ISTAT bit of the C1CTRL register = 1)

Figure 12-37: CAN 1 Synchronization Control Register (C1SYNC) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1SYNC	0	0	0	SAMP	SJW1	SJW0	SPT4	SPT3	SPT2	SPT1	SPT0	DBT4	DBT3	DBT2	DBT1	DBT0	85EH	0218H

Bit Position	Bit Name	Function
12	SAMP	Specifies the bit sampling. 0: Sample receive data one time at sampling point. 1: Sample receive data three times and take majority decision at sampling point.
11, 10	SJW1, SJW0	Specifies the synchronization jump width.
9 to 5	SPT4 to SPT0	Specifies the sampling point position.

SJW1	SJW0	Synchronization Jump Width
0	0	1 TQ
0	1	2 TQ
1	0	3 TQ
1	1	4 TQ

SPT4	SPT3	SPT2	SPT1	SPT0	Sampling Point Position SPT = (p + 1) TQ	p
0	0	0	0	0	Setting prohibited	
0	0	0	0	1		
0	0	0	1	0	3 TQ	2
0	0	0	1	1	4 TQ	3
0	0	1	0	0	5 TQ	4
1	0	0	0	0	17 TQ	16
Other than above					Setting prohibited	

Note: The register address is calculated according to the following formula:
effective address = PP_BASE + address offset

Figure 12-37: CAN 1 Synchronization Control Register (C1SYNC) (2/2)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>4 to 0</td><td>DBT4 to DBT0</td><td>Specifies the number of TQ per bit.
<table>
<tr><th>DBT4</th><th>DBT3</th><th>DBT2</th><th>DBT1</th><th>DBT0</th><th>Data Bit Time
DBT = (q + 1) TQ</th><th>q</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>Setting prohibited</td><td></td></tr>
<tr><td colspan="5">.
.
.</td><td></td><td></td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td></td><td></td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>8 TQ</td><td>7</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>9 TQ</td><td>8</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>10 TQ</td><td>9</td></tr>
<tr><td colspan="5">.
.
.</td><td>.
.
.</td><td>.
.
.</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>25 TQ</td><td>24</td></tr>
<tr><td colspan="5">Other than above</td><td>Setting prohibited</td><td></td></tr>
</table></td></tr>
</table>

Remarks: **1.** CPU can read the C1SYNC register at any time.
2. Writing to the register is only possible when the CAN module is set to INIT mode.
3. For setting the DBT and SPT bits some rules must be observed, otherwise the CAN module will malfunction (for details refer to Chapter 12.4).

(10) CAN 1 bus diagnostic information register (C1DINF)

The C1DINF register reflects the last transmission on CAN bus.
This register can be read-only in 1-bit, 8-bit and 16-bit units. It is only accessible when diagnostic mode is set (C1DEF register's MOM bit = 1).

Figure 12-38: CAN 1 Bus Diagnostic Information Register (C1DINF)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Offset[Note]	Initial value
C1DINF	DINF15	DINF14	DINF13	DINF12	DINF11	DINF10	DINF9	DINF8	DINF7	DINF6	DINF5	DINF4	DINF3	DINF2	DINF1	DINF0	85DH	0000H

Bit Position	Bit Name	Function
15 to 8	DINF15 to DINF8	Number of bits detected on the CAN bus since the last occurrence of a SOF signal.
7 to 0	DINF7 to DINF0	Reflects the value of the last 8 bits transmitted on the CAN bus, where DINF0 holds the very last bit.

Remarks: **1.** The CAN bus diagnostic information shows all CAN bus bits including stuff bits, delimiters, etc.

2. The storage of the last 8 bits is automatically stopped either when detecting an error on the CAN bus or when detecting a valid message (acknowledge delimiter). It is automatically reset whenever a SOF is detected on the CAN bus.

Caution: In normal operating mode the C1DINF register is hidden, and the C1BRP register appears instead of it at the same address.

12.4 Operating Considerations

12.4.1 Rules to be observed for correct baudrate settings

Observing the following rules for the baud rate setting assures correct operation of a CAN module and compliance to the CAN protocol specification.

(1) Rule for sampling point (SPT) setting:

The sample point position needs to be programmed between 3 TQ and 17 TQ, which corresponds to the SPT4 to SPT0 bits of the C1SYNC register:

$$3\,TQ \leq SPT = (p + 1)\,TQ \leq 17\,TQ$$

$$2 \leq p \leq 16$$

$$p = \text{decimal value of bits SPT4 to SPT0}$$

(2) Rule for data bit time (DBT) setting:

The number of TQ per CAN frame bit is restricted to a range from 8 TQ to 25 TQ, which corresponds to the DBT4 to DBT0 bits of the C1SYNC register:

$$8\,TQ \leq DBT = (q + 1)\,TQ \leq 25\,TQ$$

$$7 \leq q \leq 24$$

$$q = \text{decimal value of bits DBT4 to DBT0}$$

(3) Rule for synchronization jump width (SJW) setting:

The number of TQ allowed for soft-synchronization must not exceed the number of TQ for PHASE_SEG2. The length of PHASE_SEG2 is given by the difference of data bit time (DBT) and the sampling point position (SPT). Converted to register values the following condition applies:

$$SJW = (s + 1)\,TQ \leq DBT - SPT$$

$$s \leq q - p - 1$$

$$s = \text{decimal value of bits SJW1, SJW0}$$

Remark: The time quantum (TQ) is determined by the base clock f_{BTL} for the CAN protocol layer, which is defined in the C1BRP register:

$$TQ = \frac{1}{f_{BTL}}$$

Caution: The rules above represent CAN protocol limits. Violating these rules may cause erroneous operation.

12.4.2 Example for baudrate setting of CAN module

To illustrate how to calculate the correct setting of the registers C1BRP and C1SYNC the following example is given:

Requirements from CAN bus:

- FCAN system global frequency f_{MEM} = 16 MHz
- CAN bus baud rate f_{CANBUS} = ($83^1/_3$) kHz
- Sampling point 75% or above
- Synchronization jump width 3 TQ

First the frequency ratio between the global frequency and the CAN bus baud rate is calculated:

$$\frac{f_{MEM}}{f_{CANBUS}} = \frac{16\ MHz}{(83^1/_3)\ KHz} = 192 = 3 * 2^6$$

The register descriptions show that the prescaler must be an even number between 2 and 128, the data bit time must be a value in the range 8 to 25.

As the synchronization jump width (SJW) is defined as 3 TQ, the maximum setting for the sampling point (SPT) can be only 3 TQ less than the setting for the data bit time (DBT) and also less than 17 TQ:

$$SPT \leq \min\{DBT - 1,\ 17\}$$

Based on the restrictions and assumptions above, the four settings are basically possible:

Prescaler (BRP)	Data Bit Time (DBT)	Max. Sampling Point (SPT)	Calculated Sampling Point
24	8 TQ	5 TQ	5/8 = 62.5%
16	12 TQ	9 TQ	9/12 = 75%
12	16 TQ	13 TQ	13/16 = 81.25%
8	24 TQ	17 TQ	17/24 = 71%

Regarding the maximum sampling point setting and the resulting sampling point, two settings meet all the requirements above. Therefore the correct settings are:

(1) TLM=0:

BRP5 to BRP0 = 000101B (5) (prescaler BRP = 12 TQ)
DBT4 to DBT0 = 01111B (15) (data bit time DBT = 16 TQ)
SPT4 to SPT0 = 01100B (12) (sampling point SPT = 13 TQ)

or

BRP5 to BRP0 = 000111B (7) (prescaler BRP = 16 TQ)
DBT4 to DBT0 = 01011B (11) (data bit time DBT = 12 TQ)
SPT4 t oSPT0 = 01000B (8) (sampling point SPT = 9 TQ)

(2) TLM=1:

BRP7 to BRP0 =	00001011B	(11)	(prescaler BRP = 12)
DBT4 to DBT0 =	01111B	(15)	(data bit time DBT = 16 TQ)
SPT4 to SPT0 =	01100B	(12)	(sampling point SPT = 13 TQ)

or

BRP7 to BRP0 =	00001111B	(15)	(prescaler BRP = 16)
DBT4 to DBT0 =	01011B	(11)	(data bit time DBT = 12 TQ))
SPT4 t oSPT0 =	01000B	(8)	(sampling point SPT = 9 TQ)

12.4.3 Ensuring data consistency

If the CPU reads data from the CAN message buffers, the consistency of data read has to be ensured. Therefore two mechanisms are provided:

- Sequential data read
- Burst mode data read

(1) Sequential data read

If the data is read by the CPU by sequential accesses to the CAN message buffers, the following sequence has to be observed:

Figure 12-39: Sequential CAN Data Read by CPU



As the DN flag is only set by the CAN module and cleared by the CPU only, it is ensured that the CPU can recognize that new data is stored in the message buffer during the read operation.

Remark: If the CPU reads the data by only one read access, the data consistency is always ensured. Therefore the check of the DN flag after reading the data is not necessary.

(2) Burst Mode Data Read

For faster access to a complete message the burst read mode is applicable.

In burst read mode the complete message is copied from the internal message buffer to a temporary read buffer located outside the CAN memory section. This allows read access without any wait, if the CAN memory is accessed by the CAN module while the CPU tries to read data.

The copy of the message is automatically started whenever the data length code from the M_DLCm register is read by the CPU, and the data is copied from the message buffer into the temporary buffer. As long as the CPU reads 16-bit data from consecutive addresses (that means 16 -bit burst read sequence M_DLCm/M_CTRLm → M_TIMEm → M_DATAm0/m1 → M_DATAm2/m3 → M_DATAm4/m5 → M_DATAm6/m7 → M_IDLm → M_IDHm) the data is read from the temporary buffer.

Caution: The burst read requires consecutive 16-bit read accesses to the memory area. Any 8-bit access (byte read operation), even if not violating the linear address rule, causes that the read is performed from the register instead of the temporary buffer.

12.4.4 Operating states of the CAN module

The different operating states and the state transitions of the CAN module are shown in the state transition diagram in Figure 12-40.

Figure 12-40: State Transition Diagram for the CAN Module



Remark: x = 1

12.4.5 Initialization routines

Below the necessary steps for correct start-up of the CAN interface are explained.

Caution: It is very important that the software programmer observes the sequence given in the following paragraphs. Otherwise unexpected operation of the CAN interface or any CAN module can occur.

(1) Global initialization sequence for the CAN interface

Before any operation on the CAN memory can be done, it is essential that the common control register are initialised. The general initialisation sequence is shown in Figure 12-41.

Figure 12-41: General Initialization Sequence for the CAN Interface



Remark: Enabling the global operation does not automatically enable the CAN module. The CAN module must be initialized and enabled separately.

Example for C routine:

```
int CAN_GlobalInit (void)
{
    unsigned char i;

    CGST = 0x00FF;                  // clear all flags of CGST
    CGIE = 0x00FF;                  // disable global interrupts
    CGCS = 0x0000;                  // define internal clock
    CGTSC = 0x0000;                 // clear CAN global time system counter
    CGTEN = 0x0000;                 // disable all timer events

    for (i=0; i<CAN_MESSAGES; i++)
        CAN_ClearMessage(i);        // clear all message buffers

    CGST = 0x0100;                  // set GOM bit
    return 0;
}
```

(2) Initialization sequence for the CAN Module

The CAN module must be initialized by the sequence according to Figure 12-42.

Figure 12-42: Initialization Sequence for the CAN module



Remark: x = 1

Example for C routine:

```
int CAN_ModuleInit (unsigned char module_no,
                    unsigned short brp_value,
                    unsigned short sync_value)
{
    can_module_type *can_mod_ptr;          // define ptr
    can_mod_ptr = &can_module[module_no];  // load ptr

    can_mod_ptr->CxCTRL = 0x00FE;          // clear CxCTRL
                                           // except INIT
    can_mod_ptr->CxDEF = 0x00FF;           // clear CxDEF
    can_mod_ptr->CxIE   = 0x00FF;          // clear CxIE
    can_mod_ptr->CxBRP = brp_value;        // set CxBRP
    can_mod_ptr->CxSYNC = sync_value;      // set CxSYNC
    can_mod_ptr->mask0_low = 0x0000;       // clear mask0
    can_mod_ptr->mask0_high = 0x0000;
    can_mod_ptr->mask1_low = 0x0000;       // clear mask1
    can_mod_ptr->mask1_high = 0x0000;
    can_mod_ptr->mask2_low = 0x0000;       // clear mask2
    can_mod_ptr->mask2_high = 0x0000;
    can_mod_ptr->mask3_low = 0x0000;       // clear mask3
    can_mod_ptr->CxCTRL = 0x0001;          // clears INIT flag
    return 0;
}
```

Remark: x = 1

(3) Setting the CAN Module into initialization state

The following routine is required if the CAN module has to be set from normal operation into initialisation mode.
Please notice that the CAN module are automatically set to initialisation mode after reset. Therefore the sequence is only required if the CAN module is already in normal operation.

Figure 12-43: Setting CAN Module into Initialization State



Remark: x = 1

Note: In case of permanent bus activity the program loops for a long time. Therefore, a time-out mechanism should be provided in order to limit the runtime of the routine.

Example for C routine:

```
int CAN_ModuleStop (unsigned char module_no)
{
    can_module_type *can_mod_ptr;                  // define CAN module ptr
    can_mod_ptr = &can_module[module_no];          // load CAN module ptr

    if ((can_mod_ptr->CxCTRL & 0x0001)==0)         // if INIT flag not yet set:
        can_mod_ptr->CxCTRL=0x0100;                // set INIT flag

    while ((can_mod_ptr->CxCTRL & 0x0100)==0);  // wait until initialisation state is confirmed
                                                   // (ISTAT bit = 1)
    return 0;
}
```

(4) Shutdown of the FCAN system

If the clock to the CAN interface should be switched off for power saving, the following sequence has to be executed for correct termination of any CAN bus activity:

<1> For the CAN module
  <a> Enter sleep mode
    Set SLEEP bit = 1 (C1CTRL register)
  or
  <b> Enter initialisation mode
    Set INIT bit = 1 (C1CTRL register) and wait for ISTAT bit = 1

<2> Stop the CAN global time system counter
  Clear the TSM flag (CGST register)

<3> Stop the global CAN operation
  Clear GOM flag (CGST register)

<4> Switch off the CAN clock
  Set CSTP bit (CSTOP register)

Caution: If the sequence is not observed, an active CAN module may cause malfunction on the CAN bus.

Chapter 13 Full VAN (FVAN)

13.1 Description of Full VAN

13.1.1 Introduction

The FVAN interface provides access to the Vehicle Area Network (VAN). Associated with a micro controller (MCU) and the corresponding line interface circuitry, the NEC FVAN Controller provides complete functionality for implementation of the VAN protocol in the DATA LINK LAYER and the top level of the PHYSICAL layer of the OSI communication model.
The NEC FVAN Controller handles the transmission and the reception of VAN frames, as well as providing error management and diagnostic functionality.

The FVAN allows the transfer of all the status information needed in a car or truck over a single low-cost wire pair, thereby minimising the electrical wire usage. It can be used to interconnect powerful functions and to control and interface car body electronics (lights, wipers, power window...). The FVAN is fully compliant with the VAN ISO standard ISO/11519-3.

The VANStorm is a microprocessor interface line controller for mid to high complexity bus-masters and listeners. The microprocessor interface consists of a 256 byte RAM and register area divided into 11 control registers, 14 channel register sets and 128 bytes of general purpose RAM, used as a message storage area, and a 6-source maskable interrupt.

The circuit operates in the RAM using DMA techniques, controlled by the channel and control registers. Messages are encoded in enhanced Manchester at a maximum bit rate of 1 Mbit/s.
The FVAN analyses the received or transmitted messages according to 6 different criteria including some higher level checks.

In addition the bus interface has three separate inputs with automatic source diagnosis and selection, allowing automatic selection of the most reliable source at any time.
With NEC VAN Controller VANESSA 2, the VANStorm represent the state of the art of Automotive VAN networking.

13.1.2 Features

- Fully compliant to VAN specification ISO/11519-3.
- Handles all specified module types.
- Handles all specified message types.
- Handles retransmission of frames on contention and errors.
- 3 separate line inputs with automatic diagnosis and selection.
- FVAN transfer rate: 1 Mbit/s maximum.
- Idle and sleep modes.
- 128 bytes of general purpose RAM.
- 14 Channels (14 identifier registers with all bits individually maskable).
- 6-source maskable interrupt including an interrupt-on-reset to detect glitches on the reset pin.

13.1.3 Block Diagram

Figure 13-1: Block Diagram



Remark: n = 0, 1

13.2 Operation of FVAN

13.2.1 Interrupt

If an event occurs in the FVAN, that needs the attention of the processor, this will be signalled with an interruption. If all flags in the interrupt status register are set to “0” value, the interruption signal is inactive. If one or more flags are set to “1” value, interruption signal is active.

13.2.2 Reset

(1) Asynchronous reset

It is done through the $\overline{\text{RESET}}$ pin (hardware asynchronous pin).

(2) Synchronous reset

It is done through the GRES command bit of the command register CR. Soft application set GRES to 1 to activate the reset, and set GRES to 0 to release the reset.
The time between these 2 access control the reset duration.

After a reset, soft application must wait for interruption before writing in RAM. The interruption is shown with the RST bit in the interrupt status register ISR. A maximum of 50 VAN clock periods are necessary to initialise the RAM (internal process).

13.2.3 Oscillator

The clock generator in the FVAN generates all needed timing signals for the operation of the circuit. The clock generator is controlled by a 4-bit code existing out of the clock divider bits CD2 to CD0 and the divided by 5 bit DIV5 in the line control register LCR.

$$f(TSCLK) = \frac{f_{CPU}}{n \times 16} = \text{VAN Clock (Time Slot Clock)}$$

Remark: n: division rate

Table 13-1: Division rate versus network frequency

Network Frequency (TSCLK in kts/s)	20 MHz with PLL	16 MHz with PLL	5 MHz	4 MHz
1,000	X	1	X	X
500	X	2	X	X
250	5	4	X	1
125	10	8	X	2
62.5	20	16	5	4
31.25	40	32	10	8

Remark: X: not available

Table 13-2: CD [2:0] and DIV5 values

Division rate n	DIV5	CD [2:0]
1	0	000
2	0	001
4	0	010
5	1	000
8	0	011
10	1	001
16	0	100
20	1	010
32	0	101
40	1	011

13.3 VAN protocol

13.3.1 Line Interface

There are three line inputs and one line output available on the FVAN. Which of the three inputs to use is either programmable by software or automatically selected by a diagnosis system. The diagnosis system continuously monitors the data received through the three inputs, and compares each of them with the selected line. It then chooses the most reliable input according to the results. Data on the line are encoded according to the VAN standard ISO/11519-3. It means that the FVAN use a two level signal having a recessive (1) and a dominant (0) level. Furthermore, due to the simple medium used, all data transmitted on the bus is also received simultaneously.
The VAN protocol is hence a CSMA/CD (Carrier Sense Multiple Access Collision Detection) protocol, allowing for continuous bitwise arbitration of the bus, and non-destructive (for the higher priority message) collision detection.

Figure 13-2: CSMA/CD Arbitration



13.3.2 VAN Frame

Figure 13-3: Van Frame



SOF: Start of Frame: Specify the beginning of a frame.
If the MT bit in the transmit control register TCR = 0, then the module is either a synchronous or slave module and it can't generate a SOF.
If the MT bit = 1, then the module is autonomous and it can generate a SOF. (see "Transmit Control Register" on page 452)

IDEN: Identifier:
If the module is the transmitter then the Identifier send on the Bus is the content of the ID_TAG register.
If the module is the receiver, the content of the ID_TAG register is compared with the IDEN read on the bus taking into account of the mask register (IMRn). If it matches then the IDEN from the bus is written in the ID_TAG register.

Remark: n = 1, 2

EXT: Extension bit: Should be set to 1
If the module is the transmitter then the EXT send on the Bus is the content of the EXT bit (ID_TAG/CMD Register).
If the module is the receiver, the EXT bit read on the VAN bus is written in the EXT bit (within the reception buffer).

RAK: Request for ACKnowledge. Controlled via the RAK bit from ID_TAG/CMD register.

RAK	
R	Acknowledge requested
D	No Acknowledge requested

If the module is the transmitter then the RAK on the Bus is the content of the RAK bit (see ID_TAG/CMD register).
If the module is the receiver, the RAK bit read on the VAN bus is written to in the reception buffer.

Note that the NEC VAN Controller allows the Request of acknowledge for any kind of services.

R/W: Read/Write access

R/W	
R	Read access
D	Write Access

RTR: Remote Transmission Request

RTR	
R	Remote transmission requested
D	Data transmission

In the "Remote transmission with deferred reply" the requested module emits the frame in Data transmission mode.

(1) The MAC Services

The MAC services described in the VAN protocol are split into four types:

(a) Unacknowledged data transfer

This transfer type allows the transfer of data between modules without acknowledge.

Figure 13-4: Unacknowledged data transfer



The transmitter emits the R/W in write mode and the RTR in data transmission. The RAK bit is configured in no acknowledge.
The EXT should be recessive.

(b) Acknowledge data transfer

This transfer type allows to achieve data transfer between modules with an acknowledgement.

Figure 13-5: Acknowledge data transferred



The transmitter emits the R/W in write mode and the RTR in data transmission. The RAK bit is configured in acknowledge request and the receiver module has to generate an ACK signal. The EXT should be recessive.

(c) Remote transmission with immediate reply

In this message type, the answer is provided in the same frame as the request.

Figure 13-6: Reply Request Message with immediate response frame with acknowledges



The transmitter emits the R/W in Read mode and the RTR in Remote transmission request.
The requested module has to write a dominant RTR (data transmission mode) and start to emit the data inside the frame. It ends the frame by FCS, EOD and EOF. The ACK is generated by the requester of the frame only if RAK recessive.
The EXT should be recessive.

(d) Remote transmission with deferred reply

The remote transmission occurred when a remote transfer was requested and the requested module is not able to answer inside the frame.

Figure 13-7: Request Reply answer without in frame response with acknowledgment



The transmitter emits the R/W in Read mode and the RTR in Remote transmission request.
If the requested module don't set RTR to dominant level, the requester ends the frame by generating FCS, EOD and EOF.
The Requested module generates an ACK if RAK is recessive. The requester will then wait for a deferred answer.

Figure 13-8: Deferred response frame



The transmitter emits the R/W in Read mode and the RTR in Data transmission mode.
The ACK is generated by the requester of the in frame message only if RAK is recessive.
The EXT should be recessive.

(2) VAN operation description

The IFS (inter frame space) is defined to be a minimum of 4 Time Slots. The FVAN, accepts an IFS of zero Time slot for the reception.
Once the bus has been determined as being free, the module can now, if it is an autonomous module, initiate a frame or, if it is a synchronous access module, wait until it detects a SOF sequence. Up till this point there can be several modules transmitting on the bus, and there is no possibility of knowing if this is the case or not. Therefore the first field in which arbitration can be performed is the identifier field. Since the logical zeroes on the bus are dominant, and all data are transmitted with the most significant bit (MSB) first, the first module which transmits a logical zero on the bus will be the higher priority module, i.e. the message which is tagged with the lowest identifier will have priority over the other messages. It is, however, possible that two messages transmitted on the bus will have the same identifier. The FVAN therefore continues the arbitration of the bus throughout the whole frame. More, if the identifier in transmission has been programmed for reception as well, it transmits and receives messages simultaneously, right up till the Frame Check Sequence (FCS). Only then, if the FVAN has transmitted the whole message, it discards the received message. Arbitration loss in the FCS field is considered as a CRC error during transmission.
This feature is called full data field arbitration, and it enables the user to extend the identifier. For instance it is possible to transmit the emitting module address in the first bytes of the data field, thus enabling the identifier to specify the contents of the frame and the data field to specify the source of the information.
The identifier field of the VAN bus frame is always 12 bits long, and it is always followed immediately by the 4-bit command field:

- The first bit of the command field is the extension bit (EXT). This bit is defined by the user on transmission and is received and stored by the FVAN. To conform to the standard it should be set to 1 (recessive) by the user, else the frame is ignored in reception without any IT (interrupt source) generation.
- The second bit is the request ACKnowledge bit (RAK). If this bit is a logical one, the receiving module must acknowledge the transmission with an in-frame acknowledgment in the ACK field. If it is set to logical zero, then the ACK field must contain an acknowledge missing sequence.
- Third we have the Read/Write bit (R/W). This bit indicates the direction of the data in a frame.
  - If set to zero it is a “write” message, i.e. data transmitted by one module to be received by another module.
  - If it is set to one it implies a “read” message, i.e. a request that another module should transmit data to be received by the one which requested the data (reply request message).
- Last in the command field is the Remote Transmission Request bit (RTR). This bit is a logical zero if the frame contains data and a logical one if the frame does not contain data. In order to conform to the standard a received frame included the combination R/W. RTR = 01 is ignored without any IT (interrupt source) generation.

All bits in the command field are automatically handled by the FVAN, so the user need not to be concerned with the encoding and decoding of these. The command bits transmit on the VAN bus are calculated from the current status of the active message.
After the command field comes the data field. This is just a sequence of bytes transmitted MSB first. In the VAN standard the maximum message length is set to 28 bytes.
The next field is the FCS field. This field is a 15 bits CRC checksum defined by the following generator polynomial g(x) of order 15:

$$g(x) = x^{15} + x^{11} + x^{10} + x^9 + x^8 + x^7 + x^4 + x^3 + x^2 + 1$$

The division is done with a rest initialised to 0x7FFF, and an inversion of the CRC bits is performed before transmission. However, since the CRC is calculated automatically from the identifier, command and data fields by the FVAN, it need not concern the user of the circuit. When the frame check sequence has been transmitted, the transmitting module must transmit an End Of Data (EOD) sequence, followed by the ACKnowledge field (ACK) and the End Of Frame sequence (EOF) to terminate the transfer.

13.3.3 Diagnosis System

Caution: The purpose of the diagnosis system is to detect any short or open circuits on either of the bus signal lines DATA or DATAB and to permit, if it is possible, to carry the communications on the non-defective line.

The diagnosis system is based on the assumption that three separate line receivers are connected to the VAN bus:

- One of the line receivers is connected in differential mode, sensitive to both bus signals DATA and DATAB, and is connected to the RX0VANn input.
- The other two line receivers are operating in single wire mode and are sensitive to only one of the two VAN bus signals:
- the DATA sensitive line receiver is connected to RX1VANn,
- the DATAB sensitive line receiver is connected to RX2VANn.

Remark: n = 0, 1

The diagnosis system analyses and compares data sent on both VAN lines. So, the diagnosis system executes a digital filtering and transition analyses. In order to perform its investigation, three internal signals are generated, RI (Return to Idle), SDC (Synchronous Diagnosis Clock) and TIP (Transmission In Progress). One of four operating modes can be chosen to manage the results of the diagnosis system.

(1) Diagnosis States

If the diagnosis system finds a failure on either of the VAN bus signals, it changes from nominal to degraded mode, and connects the line receiver not coupled with the failing signal to the reception logic. When the diagnosis system finds that the failing signal is working again, it returns to nominal mode and re-connects the differential line receiver to the reception logic.

Figure 13-9: Diagnosis States



Status bits give permanent information on the diagnosis performed, whatever the programmed operating mode. This is encoded over three bits in the line status register LSR: Sa, Sb and Sc.

- Sa and Sb bits indicate the four possible states of the VAN bus
- Sc: As soon as one of the three inputs (RX2VANn, RX1VANn, RX0VANn (n=0, 1)) differs from the others in the input comparison analysis performs by the diagnosis system, Sc is set. The only way to reset this status bit are through the RI signal or a general reset.

Table 13-3: Status bits: Sa & Sb

Sa	Sb		Communication
0	0	Mode	nominal
		Fault	no fault on VAN bus
		Status	differential communication on DATA and $\overline{\text{DATA}}$
0	1	Mode	degraded on DATA
		Fault	fault on $\overline{\text{DATA}}$
		Status	communication on DATA
1	0	Mode	degraded on $\overline{\text{DATA}}$
		Fault	fault on DATA
		Status	communication on $\overline{\text{DATA}}$
1	1	Mode	major error
		Fault	fault on DATA and $\overline{\text{DATA}}$
		Status	no communication on DATA and $\overline{\text{DATA}}$ (attempt to communicate alternatively on DATA then $\overline{\text{DATA}}$ every SDC period)

(2) Internal Operations

(a) Digital Filtering

If several spurious pulses occur during one bit, the diagnosis for defective conductor may be corrupted. To avoid such errors, digital filters are implemented. Filtering operation is based on sampling of the comparator output signals. A transition is taken into account only if it is observed over five samples (1/16-th of timeslot).

(b) Transition Analyses

These analyses are continuously done on the effective edges on comparators after digital filtering.

• Asynchronous diagnosis

Comparing the number of edges on the bus lines DATA and DATAB does the asynchronous diagnosis.
If four edges are detected on one input and no edges on the other during the same period, the second input is considered faulty and the diagnosis mode will change to one of the degraded modes.

• Synchronous diagnosis

The synchronous diagnosis counts the number of edges on the data input connected to the reception logic during one SDC period.
If there are less than four edges during one SDC period, the diagnosis mode will change to the major error mode.

• Transmission diagnosis

The transmission compares RX1VANn and RX2VANn inputs (through the input comparators and the filters) with the data transmitted on TXVANn (n=0, 1) output.
At a time when the transmission logic generates a dominant - recessive transition, the inputs can give different values. Taking into account the filtering delay, the bus line seen as dominant is assumed to be correct, the other one, recessive, is considered faulty.
The diagnosis mode is changed to reflect that.

• Protocol fault

The protocol fault is detected by counting the number of consecutive dominant timeslots.
If eight consecutive timeslots are dominant, the diagnosis mode will change to the major error mode.

13.3.4 Generation of Internal Signals

(1) RI Signal (Return to Idle)

This signal is used to return to nominal mode in the three specified selection modes (see Chapters 13.3.3 "Diagnosis System" and 13.3.5 "Programming Modes").
The RI signal is disabled in automatic selection mode.
The RI signal is a pulse generated when an EOF is detected. So, at the end of each frame, the user, regarding the diagnosis status bit Sa, Sb & Sc, can make its own choice.

(2) SDC Signal (Synchronous Diagnosis Clock)

This time base is used by diagnosis system in automatic selection mode (see 13.3.5 "Programming Modes") when no event is recorded on the bus.
The SDC is generated either by a special SDC divider connected to the timeslot clock, either manually. The SDC clock period must be long compared with the timeslot duration.
A typical SDC period should be greater than the maximum frame length appearing on the VAN network.

(3) TIP Signal (Transmission In Progress)

This signal must be enabled to allow the transmission diagnosis (see (b)"Transition Analyses"). The TIP turns on synchronously with the beginning of the transmission:
- for asynchronous bus access, the beginning of SOF,
- for synchronous bus access, the beginning of the identifier field,
- for a request of in frame reply, the RTR bit of the command field.

The TIP turns off synchronously with the end of the transmission:
- after EOF
- after losing of arbitration or a code violation detection
- for a request of in frame reply, when the arbitration is lost on the RTR bit.

This signal is not generated when the transmission logic only sends an ACK.

13.3.5 Programming Modes

Four programming modes determine the way to use the three different inputs and the diagnosis system.
- 3 specified selection modes
- 1 automatic selection mode

Table 13-4: Programming modes

Ma	Mb	Description
0	0	Differential communication
0	1	Communication on the bus line DATA
1	0	Communication on the bus line DATAB
1	1	Automatic selection according to the diagnostic status

13.4 Registers Description

13.4.1 Memory Map

All control registers and message data bytes of the FVANs are located in the programmable peripheral area. The FVANs can be accesses through its programmable peripheral area only. The base address of this programmable peripheral area can be determined by programming the BPC register (see Chapter 3.4.9 “Programmable peripheral I/O registers” on page 80).
The address offset of the FVANs within the programmable peripheral area is as follows:

Table 13-5: Register Mapping of FVAN0 and FVAN1

Address offset[Note]	Size	Function
1000h to 10FFh	256 Byte	FVAN0 user register area
1100h to 11FFh	256 Byte	FVAN1 user register area

Note: This is the address offset relative to the BPC setting. Using the recommended BPC setting of 8040h leads to a address mapping area for the FVANs from 0101000h to 01011FFh.

Table 13-6: Memory Map FVAN macro

Address	Registers	Address	Messages
0x78 to 0x7F (R/W)	Channel 13	0xFF	Data Byte 127
0x70 to 0x77 (R/W)	Channel 12	.	
0x68 to 0x6F (R/W)	Channel 11	.	
0x60 to 0x67 (R/W)	Channel 10	.	
0x58 to 0x5F (R/W)	Channel 9	.	
0x50 to 0x57 (R/W)	Channel 8	.	
0x48 to 0x4F (R/W)	Channel 7	.	
0x40 to 0x47 (R/W)	Channel 6	.	
0x38 to 0x3F (R/W)	Channel 5	.	
0x30 to 0x37 (R/W)	Channel 4	.	
0x28 to 0x2F (R/W)	Channel 3	.	
0x20 to 0x27 (R/W)	Channel 2	.	
0x18 to 0x1F (R/W)	Channel 1	.	
0x10 to 0x17 (R/W)	Channel 0	.	
0x0C to 0x0F	Not used	0x8C	Data Byte 12
0x0B (W)	Interrupt Reset (0x00)	0x8B	Data Byte 11
0x0A (R/W)	Interrupt Enable (0x80)	0x8A	Data Byte 10
0x09 (R)	Interrupt Status (0x80)	0x89	Data Byte 9
0x08	Not used	0x88	Data Byte 8
0x07 (R)	Last Error Status (0x00)	0x87	Data Byte 7
0x06 (R)	Last Message Status (0x00)	0x86	Data Byte 6
0x05 (R)	Transmit status (0x00)	0x85	Data Byte 5
0x04 (R)	Line status (0x20)	0x84	Data Byte 4
0x03 (W)	Command (0x00)	0x83	Data Byte 3
0x02 (R/W)	Diagnosis Control (0x00)	0x82	Data Byte 2
0x01 (R/W)	Transmit control (0x02)	0x81	Data Byte 1
0x00 (R/W)	Line Control (0x00)	0x80	Data Byte 0

Remarks: **1.** (R) means read only register; (W) means write only register; (R/W) means read/write register.

2. Value after $\overline{\text{RESET}}$ is found after register name. If no value is given, the register is not initialized at $\overline{\text{RESET}}$.

13.4.2 Control and Status Registers

(1) Line Control Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LCR	DIV5	CD2	CD1	CD0	0	0	IVTX	IVRX	xxxn100 0H[Note]	R/W	00H

Remark: Bits 2 and 3 must always be written to logical zero “0”.

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LCR	DIV5	CD2	CD1	CD0	0	0	IVTX	IVRX	xxxn100 0H[Note]	R/W	00H

Remark: Bits 2 and 3 must always be written to logical “0”.

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80).

Bit Position	Bit Name	Function
7	DIV5	Divide by 5 0: The divider per 5 is activated, used when the crystal oscillator frequency is 5 MHz. 1: The divider per 5 is not activated, used when the crystal oscillator frequency is 4 MHz.
4 to 6	CD0 to CD2	Clock Divider They control the VAN Bus rate through a Baud Rate generator according to the formula below: $f(TSCLK) = \frac{f_{CPU}}{n \times 16}$ (see Table 13-1: and Table 13-2:) (on page 437) **Remark:** For safe modification of Clock Divider, FVAN should be in IDLE mode.
1	IVTX	Invert TXVANn output The user can invert the logical levels used on the TXVANn output in order to adapt to different line drivers and receivers. 0: TXVANn is set to recessive state in Idle mode and consider the bus free 1: TXVANn output signal inverted
0	IVRX	Invert RXmVANn inputs The user can invert the logical levels used on the RXmVANn inputs in order to adapt to different line drivers and receivers. 0: Defines recessive state on RXmVANn inputs 1: IRXmVANn input signal inverted

Remark: m=0 to 2, n=0, 1

(2) Transmit Control Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
TCR	MR3	MR2	MR1	MR0	VER2	VER1	VER0	MT	xxxn1001H[Note]	R/W	02H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
TCR	MR3	MR2	MR1	MR0	VER2	VER1	VER0	MT	xxxn1011H[Note]	R/W	02H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>4 to 7</td><td>MR0 to MR3</td><td>Maximum Retries
These bits allow the user to control the amount of retries the circuit will perform if any errors occurred during transmission.
Table 13-7: Retries
<table>
<tr><th>MR(3:0)</th><th>Maximum Number of retry</th><th>Maximum number of transmission</th></tr>
<tr><td>0000</td><td>0</td><td>1</td></tr>
<tr><td>0001</td><td>1</td><td>2</td></tr>
<tr><td>0010</td><td>2</td><td>3</td></tr>
<tr><td>0011</td><td>3</td><td>4</td></tr>
<tr><td>0100</td><td>4</td><td>5</td></tr>
<tr><td>0101</td><td>5</td><td>6</td></tr>
<tr><td>0110</td><td>6</td><td>7</td></tr>
<tr><td>0111</td><td>7</td><td>8</td></tr>
<tr><td>1000</td><td>8</td><td>9</td></tr>
<tr><td>1001</td><td>9</td><td>10</td></tr>
<tr><td>1010</td><td>10</td><td>11</td></tr>
<tr><td>1011</td><td>11</td><td>12</td></tr>
<tr><td>1100</td><td>12</td><td>13</td></tr>
<tr><td>1101</td><td>13</td><td>14</td></tr>
<tr><td>1110</td><td>14</td><td>15</td></tr>
<tr><td>1111</td><td>15</td><td>16</td></tr>
</table>
Remarks: 1. Bus contention is not considered as an error and an infinite number of transmission attempts will be performed if bus contention occurs continuously.
2. For safe modification of Max Retry, FVAN should be in IDLE mode.</td></tr>
<tr><td>1 to 3</td><td>VER0 to VER2</td><td>DLC Version after reset.
These bits must not be used. 001 must always be written to these bits.</td></tr>
<tr><td>0</td><td>MT</td><td>Module type
The three different module types are supported (see Chapter 13.3.2 "VAN Frame"):
0: The FVAN is at once an synchronous access module (Rank 1) or a slave module (Rank 16)
1: The FVAN is at once an autonomous module (Rank 0), an synchronous access module (Rank 1) or a slave module (Rank 16)</td></tr>
</table>

(3) Diagnosis Control Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
DCR	SDC3	SDC2	SDC1	SDC0	Ma	Mb	ETIP	ESDC	xxxn1002H[Note]	R/W	00H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
DCR	SDC3	SDC2	SDC1	SDC0	Ma	Mb	ETIP	ESDC	xxxn1012H[Note]	R/W	00H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

The diagnosis is discussed with more details in Chapter 13.3.3 "Diagnosis System".

- In its four high order bits the user can program the SDC rate SDC [3:0],
- In its two medium order bits the diagnosis system mode is controlled: Ma, Mb.
- In the two low order bits, the user controls if the SDC and TIP are to be generated automatically ETIP, ESDC

<table>
<tr><th>Bit Position</th><th>Bit Name</th><th>Function</th></tr>
<tr><td>4 to 7</td><td>SDC0 to SDC3</td><td>SDC divider
The time slot clock (TSCLK) is used to generate the SDC clock. TSCLK / SDC Divider = SDC clock.n.
Table 13-8: System Diagnosis Clock Divider
<table><tr><th>SDC DIVIDER (3:0)</th><th>Divide by</th></tr><tr><td>0000</td><td>64</td></tr><tr><td>0001</td><td>128</td></tr><tr><td>0010</td><td>256</td></tr><tr><td>0011</td><td>512</td></tr><tr><td>0100</td><td>1024</td></tr><tr><td>0101</td><td>2048</td></tr><tr><td>0110</td><td>4096</td></tr><tr><td>0111</td><td>8192</td></tr><tr><td>1000</td><td>16384</td></tr><tr><td>1001</td><td>32768</td></tr><tr><td>1010</td><td>65536</td></tr><tr><td>1011</td><td>131072</td></tr><tr><td>1100</td><td>262144</td></tr><tr><td>1101</td><td>524288</td></tr><tr><td>1110</td><td>1048576</td></tr><tr><td>1111</td><td>2097152</td></tr></table>SDC calculation: (see section (8)"SDC Signal (Synchronous Diagnosis Clock)".)
- For each module, determine the largest interframe spacing, LIFS (*).
- For the whole network, get the maximum LIFS, MAX-LIFS.
- SDC period. MAX-LIFS.
- (*) IFS min = 4 TS

Example:

For VAN frame speed rate =
62,5 KTS/s (1 TS = 16 µs), SDC ≥ 100 ms ⟹100 ms / 16 µs = 6250
divider chosen: 8192, SDC [3:0] = 0111.</td></tr>
<tr><td>2, 3</td><td>Ma, Mb</td><td>operating mode command bits
Table 13-9: Diagnosis System Command Bits
<table><tr><th>Ma</th><th>Mb</th><th>Description</th></tr><tr><td>0</td><td>0</td><td>Forces the Communication on RX0VANn (differential)</td></tr><tr><td>0</td><td>1</td><td>Forces the Communication on RX2VANn (DATAB)</td></tr><tr><td>1</td><td>0</td><td>Forces the Communication on RX1VANn (DATA)</td></tr><tr><td>1</td><td>1</td><td>Automatic selection</td></tr></table>Remark: n = 0, 1</td></tr>
<tr><td>1</td><td>ETIP</td><td>Enable Transmission In Progress
The Transmission In Progress (TIP), enable the transmission diagnosis.
0: Enable TIP generation
1: Disable TIP generation</td></tr>
<tr><td>0</td><td>ESDC</td><td>Enable System Diagnosis Clock
The Synchronous Diagnosis Clock (SDC), controls the cycle time of the synchronous diagnosis.
0: Enable SDC divider
1: Disable SDC divider</td></tr>
</table>

(4) Command Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
CR	GRES	SLEEP	IDLE	ACTI	REAR	0	0	MDSC	xxxn100 3H[Note]	W	00H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
CR	GRES	SLEEP	IDLE	ACTI	REAR	0	0	MDSC	xxxn101 3H[Note]	W	00H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

Note: Don’t use bits 1 and 2; a zero must always be written to these bits.
If the circuit is operating at low arbitrates there might be a considerable delay between the writing of this register and the performing of the actual command. The user is therefore recommended to verify, by reading the Line Status Register (0x04), that the commands have been performed

.

Bit Position	Bit Name	Function
7	GRES	General Reset The reset is active when the bit GRES = 1 but the user has to set the GRES to 0 to desactivate the reset. The soft reset is like an external reset 0: Reset inactive 1: Reset active **Caution: Before using FVANn (n=0, 1) do a soft reset to initialize the macro. Perform a GRES = 1 followed immediately by a GRES = 0 to generate this reset. FVANn is then ready for use.**
6	SLEEP	Sleep command (see (2)"Sleep command") If setting the Sleep bit, the FVAN will enter in sleep mode. The oscillator is stopped. To exit from this mode the user must apply either an hardware reset (external RESET pin) either a software reset (via GRES bit). 0: Sleep request inactive 1: Sleep request active
5	IDLE	Idle command (see (1)"Idle and activate commands") If setting the Idle bit, the FVAN will enter in idle mode. In idle mode the oscillator will still operate, but the FVAN will not transmit or receive anything on the bus, and the TXVANn (n=0, 1) output will be set to high impedance 0: Idle request inactive 1: Idle request active
4	ACTI	Activate command (see (1)"Idle and activate commands") The Activate command will put the FVAN in the active mode, i.e. it will transmit and receive normally on the bus. 0: Activate request inactive 1: Activate request active
3	REAR	Re-Arbitrate command This command will, after the current attempt, reset the retry counter and re-arbitrate the messages to be transmitted in order to find the highest priority message to transmit. 0: Re-arbitrate inactive 1: Re-arbitrate active
0	MSDC	Manual System Diagnosis Clock. Rather than using the SDC divider described in section (3)"Diagnosis Control Register"., the user can use the manual SDC command to generate a SDC pulse for the diagnosis system.

(5) Line Status Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LSR	X	SPG	IDG	Sc	Sb	Sa	TXG	RXG	xxxn100 4H[Note]	R	20H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LSR	X	SPG	IDG	Sc	Sb	Sa	TXG	RXG	xxxn101 4H[Note]	R	20H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

This register reports the operation mode of the FVAN in the Sleep an Idle bits (Command Register located at address 0×03) as well as the diagnosis system status bits Sa to Sc discussed in Chapter 13.3.3 "Diagnosis System".

Bit Position	Bit Name	Function
6	SPG	Sleep mode status 0: Sleep inactive 1: Sleep active
5	IDG	Idle mode status 0: Idle inactive (default mode at reset) 1: Idle active
3, 4	Sa, Sb	Diagnosis system status bits ***Table 13-10: Diagnosis System Status Bits*** Sb / Sa / Communication Indication: 0 0 Nominal mode, differential communication 0 1 Degraded over bus line DATAB, fault on DATA 1 0 Degraded over bus line DATA, fault on DATAB 1 1 Major error, fault on bus line DATA and on DATAB
2	Sc	Diagnosis system status bit As soon as one of the three inputs (RX2VANn, RX1VANn,RX0VANn (n=0,1)) differs from the others in the input comparison analysis performed by the diagnosis system, Sc is set. The only ways to reset this status bit are through the RI signal or a general reset.
1	TXG	Transmit Status Bit [Note] 0: No transmit active 1: Indication that the FVAN transmits a frame
0	RXG	Receive Status Bit [Note]. 0: No bus activity 1: Bus activity detected

Note: For safe modification of active channel registers, these two bits should be inactive (except for “abort” command).

(6) Transmission Status Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
TSR	NRT3	NRT2	NRT1	NRT0	IDT3	IDT2	IDT1	IDT0	xxxn1005H[Note]	R	00H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
TSR	NRT3	NRT2	NRT1	NRT0	IDT3	IDT2	IDT1	IDT0	xxxn1015H[Note]	R	00H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

The transmission Status register contains the number of retries made up-to-date and the channel currently in transmission.

NRT [3:0]: Number of retries done in transmission according to the Table 13-7, “Retries,” on page 452.,.

IDT [3:0]: Channel number currently in transmission.

(7) Last Message Status Register (0x06)

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LMSR	NRTR3	NRTR2	NRTR1	NRTR0	IDTR3	IDTR2	IDTR1	IDTR0	xxxn100 6H[Note]	R	00H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LMSR	NRTR3	NRTR2	NRTR1	NRTR0	IDTR3	IDTR2	IDTR1	IDTR0	xxxn101 6H[Note]	R	00H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

This register is basically the same as the transmission status register. It contains the last channel number which was successfully transmitted, received or exceeded its retry count.
If it was a successful transmission, the number of retries performed can be seen in this register as well.

NRTR [3:0]: Number of retries done successfully in transmission. In case of reception NRTR[3:0] is undefined.

IDTR [3:0]: Channel number that was successfully transmitted, received or exceeded its retry count.

(8) Last Error Status Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LESR	X	BOC	BOV	X	TERROR	ACKE	TERROR	TERROR	xxxn100 7H[Note]	R	00H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
LESR	X	BOC	BOV	X	TERROR	ACKE	TERROR	TERROR	xxxn101 7H[Note]	R	00H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

The Last Error Status Register contains the error code for the last transmission or reception attempt. It is updated after each attempt, i.e. several error codes can be reported during one single transmission (with several retries).

BOC: Buffer occupied.

- when a channel configured in “Reply request” mode has its “received” bit set when it attempts to transmit its request.
- BOC with the link capability between two channels sharing the same received buffer, is set when one channel has already set its “received” bit in its “Message length and status Channel register” and has received is attempt on the other one.

BOV: Buffer overflow.
BOV indicates that the buffer length set in the Channel Status Register was shorter than the number of bytes received plus 1, and thus, some data was lost.
One: BOV active
Zero: BOV inactive

ACKE: Acknowledge Error.
ACKE indicates a physical violation or collision in the ACK field of the frame when the FVAN is producer.
One: ACKE active
Zero: ACKE inactive

Figure 13-10: ACKE Status bit



TERROR: Transmission or reception Error
One: TERROR active
Zero: TERROR inactive
TERROR indicates 3 types of error: FCSE; CV, FV.

FCSE: Framing Check Sequence Error.
FCSE indicates a mismatch between the FCS received and the FCS calculated

CV: Code Violation.
CV indicates:

- either a Manchester code violation (2 identical TS on Manchester bit), or a physical violation (transmitted bit “dominant”, received bit “recessive”), on fields ID, COM, DATA and CRC.
- either a physical violation or collision on field “preamble” or on the “recessive” bit of the “Start of Frame” field.

FV: Frame Violation.
FV indicates a physical violation or collision on ACK field of the frame when the FVAN is consumer.

Figure 13-11: FV Status bit



(9) Interrupt Status Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
ISR	RST	X	X	TE	TOK	RE	ROK	RNOK	xxxn100 9H[Note]	R	80H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
ISR	RST	X	X	TE	TOK	RE	ROK	RNOK	xxxn101 9H[Note]	R	80H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

RST: Reset interrupt.
RST indicates that the circuit has detected a valid reset command via the $\overline{\text{RESET}}$ pin or the reset command bit GRES. This interrupt cannot be disabled, since its enable bit is set when a reset is detected.
Interrupt is active after initialisation of the RAM (<3 TS after reset).

TE: Transmit error status flag (or exceeded retry).
This flag is set only when the maximum number of transmission (1+MR [3:0]) is reached with error of transmission.

Figure 13-12: Exceeded retry with MR[3..0] = 3



TOK: Transmit OK status flag.

RE: Receive error status flag.

ROK: Receive “with RAK (RAK = 1)” OK status flag.

RNOK: Receive “with no RAK (RAK = 0)” OK status flag.

One: Status flag is activated
Zero: No status flag.

(10) Interrupt Enable Register

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
IER	1	0	0	TEE	TOKE	REE	ROKE	RNOKE	xxxn100 AH[Note]	R/W	80H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
IER	1	0	0	TEE	TOKE	REE	ROKE	RNOKE	xxxn101 AH[Note]	R/W	80H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

Remark: On reset the Reset Interrupt Enable (bit 7) is set to 1 instead of 0, as is the general rule.

TEE: Transmit Error Enable

TOKE: Transmission OK Enable.

REE: Reception Error Enable.

ROKE: Reception “with RAK” OK enable.

RNOKE: Reception “with no RAK” OK enable.

One: IT (interrupt source) enabled.
Zero: IT (interrupt source) disabled.

(11) Interrupt Reset Register (0x0B)

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
IRR	RSTR	0	0	TER	TOKR	RER	ROKR	RNOKR	xxxn100 BH[Note]	W	80H

	7	6	5	4	3	2	1	0	Address	R/W	After Reset
IRR	RSTR	0	0	TER	TOKR	RER	ROKR	RNOKR	xxxn101 BH[Note]	W	80H

Note: xxxn depends on the address setting of A27 to A14 of BPC register (see Chapters 13.4.1 “Memory Map” on page 449 and 3.4.9 “Programmable peripheral I/O registers” on page 80)

Remark: Reserved bit: 5 and 6. User must not set these bits; a zero must always be written to these bits.

RSTR: Reset Interrupt Reset.

TER: Transmit Error status flag Reset.

TOKR: Transmit OK status flag Reset.

RER: Receive Error status flag Reset.

TER: Transmit Error status flag Reset.

ROKR: Receive “with RAK” OK status flag Reset.

RNOKR: Receive “with no RAK” OK status flag Reset.

One: Status flag reset.
Zero: Status flag unchanged.

Figure 13-13: Update of the Status Register



Remark: n = 0, 1

13.4.3 Channel Registers

There are a total of 14 channel register sets, each of them occupy 8 bytes. Each set contains two 2x8-bit registers for the identifier tag, identifier mask and command field plus two 1x8-bit registers for DMA pointer and message status.

The base_address of each set is:
for FVAn0 (0x010 + (0x08 * channel_number))
for FVAN1 (0x110 + (0x08 * channel_number)).

When the FVAN is reseted either via the external $\overline{\text{RESET}}$ pin or the general reset command, channel are desactivated. The received and transmitted bits in the Message Length & Status Register are set to 1.

Table 13-11: Channel Register Sets Map for FVAN0

Channel Number	From	To	Channel Number	From	To
6	0x040	0x047	13	0x078	0x07F
5	0x038	0x03F	12	0x070	0x077
4	0x030	0x037	11	0x068	0x06F
3	0x028	0x02F	10	0x060	0x067
2	0x020	0x027	9	0x058	0x05F
1	0x018	0x01F	8	0x050	0x057
0	0x010	0x017	7	0x048	0x04F

Table 13-12: Channel Register Sets Map for FVAN1

Channel Number	From	To	Channel Number	From	To
6	0x140	0x147	13	0x178	0x17F
5	0x138	0x13F	12	0x170	0x177
4	0x130	0x137	11	0x168	0x16F
3	0x128	0x12F	10	0x160	0x167
2	0x120	0x127	9	0x158	0x15F
1	0x118	0x11F	8	0x150	0x157
0	0x110	0x117	7	0x148	0x14F

Table 13-13: Channel Register Set Structure

Reg. Name	Offset	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
IMR1	0x07	ID_M [3:0]				x	x	x	x
IMR2	0x06	ID_M [11:4]							
(no register)	0x05	x	x	x	x	x	x	x	x
(no register)	0x04	x	x	x	x	x	x	x	x
MESS_L / STA	0x03	M_L [4:0]					CHER	CHTX	CHRX
MESS_PTR	0x02	DRACK	M_P [6:0]						
ID_TAG / CMD	0x01	ID_T [3:0]				EXT	RAK	RNW	RTR
ID_TAG	0x00	ID_T [11:4]							

(1) Identifier Tag and Command Registers (ITCR):

The identifier tag and command registers are located at the base_address and base_address + 1. They allow the user to specify the full 12-bits identifier field of the ISO standard and the 4-bits command.

	7	6	5	4	3	2	1	0	Address	R/W
ID_TAG /CMD	ID_T3	ID_T2	ID_T1	ID_T0	EXT	RAK	RNW	RTR	Base_address+01H	R/W

	7	6	5	4	3	2	1	0	Address	R/W
ID_TAG	ID_T11	ID_T10	ID_T9	ID_T8	ID_T7	ID_T6	ID_T5	ID_T4	Base_address+00H	R/W

ID_T [11:0]: Identifier Tag.
Upon a reception hit (i.e., a good comparison between the identifier received and an identifier specified, taking the comparison mask into account, as well as a status and command indicating a message to be received), the identifier tag bits value will be rewritten with the received identifier.

EXT, RAK, RNW & RTR: (See Chapter 13.5 "Functional Description").
No comparison will be done on the command bits. The RAK, RNW and RTR bits will be written into the first byte of the Message upon a reception hit.
The RNW and RTR bits, as well as the status bits in the length and status register, must be in a valid position for reception or transmission. If not, the message corresponding to this identifier is considered as inactive or invalid.
The way of knowing if an acknowledge sequence was requested or not is to check the first byte of the Message.

(2) Message Pointer Register (MPR):

The message pointer register at address (base_address + 0x02) is 8 bits wide. It indicates where in the Message DATA RAM area the message buffer is located.

	7	6	5	4	3	2	1	0	Address	R/W
MESS_PTR	DRAK	M_P6	M_P5	M_P4	M_P3	M_P2	M_P1	M_P0	Base_address+02H	R/W

DRAK: Disable RAK (used in “spy mode”).
In reception: whatever is the RAK bit of the incoming valid frame, no ACK answer will be set. If the message was successfully received, an IT (interrupt source) is set (ROK or RNOK). In transmission: no action.
One: disable active, “spy mode”.
Zero: disable inactive, normal operation.

M_P [6:0]: Message pointer.
Since the Message DATA RAM area base address is 0x80, the value in this register is the offset from that address. If the message buffer length value is illegal (i.e. zero), this register is redefined as being a link pointer, thus containing the channel number of the channel which contains the actual message pointer, message length and received status. However, the identifier, mask, error and transmitted status used will be that of the originally matched channel. In any case, if a link is intended, the three high bits of M_P [6:0] should be set to 0. This allows several channels to use the same actual reception buffer in Message DATA RAM, thus diminishing the memory usage.

Remark: Only 1 level of link is supported.

(3) Message Length And Status Register (MLSR):

The message length and status register at address (base_address + 0x03) is also 8 bits wide. It indicates the reserved length for the message in the Message DATA RAM area.

	7	6	5	4	3	2	1	0	Address	R/W
MESS_ L/STA	M_L4	M_L3	M_L2	M_L1	M_L0	CHER	CHTX	CHRX	Base_address+03H	R/W

M_L [4:0]: Message Length
The 5 high bits of this register allow the user to specify either the length of the message to be transmitted, or the maximum length of a receivable message in the pointed reception buffer.

Remark: The first byte in this buffer does not contain data, but the length of the received message. This implicates that the length value has to be equal to or greater than the maximum length of a message to be received in this buffer (or the length of a message to be transmitted) plus 1, thus allowing a maximum length of 29 bytes and a minimum length of 0 byte.

If the value of this field is “illegal” (i.e. 0x00) then this message pointer is defined as a link (see (2)"Message Pointer Register (MPR):" and Chapter 13.5.5 "Linked Channels").

M_L [4:0] = 0x00	Linked channel
M_L [4:0] = 0x01	Frame with no DATA field **Note**
M_L [4:0] = 0x02	Frame with 1 DATA byte
----------	----------
ML [4:0] = 0x1B	Frame with 26 DATA bytes
M_L [4:0] = 0x1C	Frame with 27 DATA bytes
M_L [4:0] = 0x1D	Frame with 28 DATA bytes

Note: (*) Different from a reply request frame with no in-frame reply (deferred reply).

CHER: Channel error status and abort command.
As status, this bit is set by the FVAN when error occurs in transmission or on a received frame. The user must reset it. To abort the transmission defined in the channel, this bit can be set to 1 by the user (see Chapter 13.5.3 "Retries, Rearbitrate and Abort" and (5)"Abort")

CHTX: Channel transmitted and transmits enable command.

CHRX: Channel received and receives enable command.

The 2 low order bits of this register contains the message status. Together with the RNW and RTR bits of the command register (base_address + 0x01), they define the message type of this channel (see Chapter 13.5.1 "Messages Types"). As a general rule, the status bits are only set by the FVAN, so the user must reset them to perform a transmission (CHTX) or/and a reception (CHRX). The received and transmitted bits are only set if the corresponding frame is without errors or if the retry count has been exceeded.

(4) Identifier Mask Registers

The Identifier Mask registers (base_address + 0x06 and base_address + 0x07) allow bitwise masking of the comparison between the identifier received and the identifier specified.

	7	6	5	4	3	2	1	0	Address	R/W
IMR1	ID_M3	ID_M2	ID_M1	ID_M0	0	0	0	0	Base_address+07H	R/W

	7	6	5	4	3	2	1	0	Address	R/W
IMR2	ID_M11	ID_M10	ID_M9	ID_M8	ID_M7	ID_M6	ID_M5	ID_M4	Base_address+06H	R/W

ID_M [11:0]: Identifier Mask
A value of 1 indicates comparison enabled.
A value of 0 indicates comparison disabled.

(5) Mailbox

The mailbox contains all the messages received or to be transmitted. Each message is linked to a channel. The Mailbox RAM area has 128 bytes and is mapped from 0x080 to 0x0FF for FVAN0 and from 0x180 to 0x1FF for FVAN1 (see Chapter 13.4.1 "Memory Map"). The message (or message buffer) is composed of:

- 1 byte of message status (only used in reception),
- n bytes of data. These data are the bytes of the DATA field of the frame with the same organization.

The message is pointed by the Message Pointer Register of the channel, the length of the message is given by the Message Length & Status Register of the channel ((2)"Message Pointer Register (MPR):" and (3)"Message Length And Status Register (MLSR):"). This area is a pure RAM, it contents a random value after reset.

Figure 13-14: Message buffer structure for transmission



Figure 13-15: Message buffer structure for reception



Received DATA Frame, immediate or deffered reply

(6) Message Status (pointed by: Message Pointer Register)

	7	6	5	4	3	2	1	0	Address	R/W
MSMPR	RRAK	RRNW	RRTR	RM_L4	RM_L3	RM_L2	RM_L1	RM_L0		R/W

Remark: Register has no significant value in case of message to be transmitted

RRAK: Received RAK bit.
This bit is the RAK bit coming from the COM field of the received frame.

RRNW: Received RNW bit.
This bit is the RNW bit coming from the COM field of the received frame.

RRTR: Received RTR bit.
This bit is the RTR bit coming from the COM field of the received frame.

RM_L[4:0]: Message length of the received frame.
If the DATA field of the received frame is DATA0 to DATAn-1, RM_L[4:0] = n, even if the reserved length (Message Length & Status Register) is larger.

Figure 13-16: Message Status updating

Frame Type	Node x	Communication	Node A	Message status on Node A after IT (*)			
Data Frame	I,P	→	C	RAK	RNW	RTR	length
Immediate Reply	I,C	←	P	Previous values			
Defered Reply	I,C	→	P	Previous values			
Data Frame	C	←	I,P	Previous values			
Immediate Reply	P	→	I,C	RAK	RNW	RTR	length
Deferred Reply	P	←	I,C	RAK	RNW	RTR	length

Notes: **1.** P: Producer I: Initiator C: Consumer
2. (*) After IT (interrupt source) ROK or RNOK. In case of IT (interrupt source) RE, the values can be erroneous.

(7) Message Data (pointed by: Message Pointer Register + 1)

DATA0 is the first received (or transmitted) byte,
DATAn-1 is the last one.

Notes:
1. If the length reserved (in the message length & status register) for an incoming frame is 2 bytes less, the FVAN will write the 2 bytes of the CRC field in the message buffer just after DATAn-1. Because the VAN frame does not contain a message length, the only way for the component to know the length of the DATA field is either the message length register value, either the EOD field detection. When the reserved length is too large, at the moment when it detects the EOD, the FVAN has already written the 2 bytes of the CRC field, considering these bytes as normal DATA.
2. The Mailbox RAM area is a circular buffer. The next location after 0xFF is 0x80.

13.5 Functional Description

13.5.1 Messages Types

There are 5 basic message types defined in the FVAN. Two of them (transmit and receive message types) correspond to the normal frame, and the rest correspond to the different versions of reply frames.

Table 13-14: Transmit Message

Transmit Message				
	RNW	RTR	Transmitted	Received
Initial setup	0	0	0	don't care
After transmission	0	0	1	unchanged

To transmit a normal data frame on the VAN bus, the user must program an identifier as a **Transmit Message.**
The FVAN will then transmit this message on the bus until it has succeeded or the retry count is exceeded.

Table 13-15: Receive Message

Receive Message				
	RNW	RTR	Transmitted	Received
Initial setup	0	1	don't care	0
After transmission	0	1	unchanged	1

The opposite of the transmit message type is the **Receive Message** type. This message type will not generate any frame on the bus. FVAN is waiting for a frame that matches its identifier, with the mask taken into account, and then receive the data from this frame.
The data received will be stored in the message buffer and the length of the received message is stored in the first byte of the message buffer.
The actual identifier received is stored in the identifier register. This identifier may differ from the identifier specified in the register due to the mask register.
Normally this should not interfere with the next identifier comparison since the bits that may differ are masked by the mask register.

Table 13-16: Reply Request Message

Reply Request Message				
	RNW	RTR	Transmitted	Received
Initial setup	1	1	0	0
After transmission (waiting for reply)	1	1	0	1
After reception (of reply)	1	1	1	1

The **Reply Request Message** type is a request to transmit on the VAN bus a reply request. When this message type is programmed, three cases can happen. In the first case no other modules on the bus responded with an in-frame reply, and in this case the FVAN will set the message type to the after transmission state. When this message type is programmed, the FVAN will listen on the bus for a deferred reply frame matching this identifier, without transmitting the reply request.

The second case is that another module on the bus replies with an in-frame reply. In this case the message type will pass immediately into the after reception state, without passing the after transmission state.

Table 13-17: Reply Request Message without Transmission

Reply Request Message without Transmission				
	RNW	RTR	Transmitted	Received
Initial setup	1	1	Don't care	0
After reception	1	1	Unchanged	1

In the third case the FVAN has not yet started to transmit the reply request, when another module either requests a reply, or gets it, or transmits a deferred reply.

Caution: This should be avoided as it may result in an illegal message type (Illegal reply Request).

Table 13-18: Immediate Reply Message

Immediate Reply Message				
	RNW	RTR	Transmitted	Received
Initial setup	1	0	0	0
After transmission	1	0	1	1

The **immediate Reply Message** will attempt to transmit an in-frame reply, using the data in the message buffer.

Table 13-19: Deferred Reply Message

Deferred Reply Message				
	RNW	RTR	Transmitted	Received
Initial setup	1	0	0	0
After reception (of reply request)	1	0	1	1

Above a **Deferred Reply Message** is shown. This message type will immediately transmit a deferred reply frame.

Table 13-20: Reply Request Detection Message

Reply Request Detection Message				
	RNW	RTR	Transmitted	Received
Initial setup	1	0	1	0
After reception	1	0	1	1

Finally there is the **Reply Request Detector Message** type. Its purpose is to receive a reply request frame and notify the processor, without transmitting an in-frame reply.

Table 13-21: Inactive Message

Inactive Message				
	RNW	RTR	Transmitted	Received
Recommended	Don’t care	Don’t care	1	1
After transmission	0	0	1	Don’t care
After reception	0	1	Don’t care	1
Illegal reply request	1	1	0	1

The table above shows all **inactive messages** types. The last combination will transmit a reply request, but will not receive the reply since its buffer is tagged as occupied.

13.5.2 Priority among the different channels

The priority handling on the VAN bus itself is explained in Chapter 13.3.1 "Line Interface". The priorities for the messages in the FVAN is however slightly different.
For instance it’s possible that an identifier matches two or more of the programmed identifiers. In this case, it is the lowest channel number which has priority, i.e. if both channel 5 and 10 match the identifier received, it is the channel 5 which will receive the message.
However, since the channel 5 will become an inactive message when it received the frame, the next time the same identifier is seen on the bus, the corresponding data will be received by channel 10. The same is valid for messages to be transmitted, i.e. if two or more messages are ready to be transmitted, it is the one with the lowest identifier channel that will get priority.

13.5.3 Retries, Rearbitrate and Abort

Retries and rearbitrate commands are located, respectively, in the Transmit Control Register page 452 and in the Command Register page 455. An abort command is located in each channel register set, in the Message Length & Status Register (base_address + 0x03) page 470. These three commands are available only when the FVAN is the initiator.

Figure 13-17: Transmit function



(1) Retries

The purpose of retries feature is to provide, for the user, the capability of retrying a transmit request in case of failure, when a node tries to reach another node, either on normal DATA frame or on REPLY REQUEST frame.The maximum of retries is programmable through MR[3:0] of the Transmit Control Register page 452.

When a channel is enable - bit CHTX = 0 of Message Length & Status Register, a 4-bit counter is loaded with 0. At each attempt, this counter will be increase. When the counter reach the MR[3:0], an IT (interrupt source) TE is set in the Interrupt Status Register (0x09), and the transmission is stopped.

MR[3:0] = 1 indicates 1 retry, hence 2 transmission attempts will be performed (see Table 13-7: "Retries"). The number of retries performed, as well as the current channel number associated, can be read in the Transmission Status Register (0x05).

Note: For safe modification of Max Retry, FVAN must be in IDLE mode.

The Last Error Status Register (0x07) informs about the trouble uncounted:
Failure cases:

- Code viol or CRC error (TERROR bit)
- Acknowledge error (ACKE bit)

It should be noticed that contention is considered as normal CSMA/CD protocol and, therefore, is not taken into account in failure cases. So, an “infinite” number of attempts can be performed if bus contention occurs continuously. There is only one retries counter for all channels.

(2) Rearbitrate

The purpose of rearbitrate feature is to postpone a channel already in transmission in order to authorise an higher priority (see Chapter 13.5.2 "Priority among the different channels") message to be transmit.

(3) Typical example

- Max_retries = 1 (2 transmissions attempts).
- If Ch 8 is in a retry loop and the user wants to transmit the Ch 5 without waiting for the end of the loop, the user can use the rearbitrate command.
- Then, the FVAN will wait for the end of the current transmission, reset the retries counter and enable the Ch 5 to transmit.
- At the end of the Ch5 transmission, either when the attempt is successful or either when the exceeded retry count is reached, the retries counter is reseted and the transmission is activated for the Ch 8 again.

Figure 13-18: Rearbitrate Example



Not seen by application means no IT (interrupt source) generation.

Figure 13-19: Idle and rearbitrate example



If the user sets the idle bit anywhere (after rearbitrate), the idle mode is entered only at the end of all the transmission attempts (for more information about idle command, see Chapter 13.5.4 "Activate, Idle and Sleep Modes").

(4) Disable channel after rearbitrate

(same example (3)"Typical example").

Figure 13-20: Disable channel after rearbitrate example



In this case, the FVAN completes the current attempt (Ch8) and let the transmission go on the new channel (Ch5 if validated), otherwise it stops all attempts on the current channel.

(5) Abort

An abort command is dedicated to channels already enabled in transmission. For example, this command can be used to break the retry procedure on one channel. Abort channel is done by setting the Error bit (CHER) in the Message Length & Status Register (base_address + 0x02). This command is taken into account if the channel aborted is not transmitted. The abort mechanism is integrated into the transmit function. This mainly means, abort, priority and retries live together in the transmit function.

Figure 13-21: Abort example



13.5.4 Activate, Idle and Sleep Modes

Sleep, idle and activate commands are located in the Command Register page 455. These three commands are general commands for the FVAN.

(1) Idle and activate commands

After reset, the FVAN starts in idle mode. In this mode, the oscillator operates, but the circuit cannot transmit or receive anything on the VAN bus. The TXVANn (n=0, 1) output is in high impedance, a pull-up resistor must be provided externally or by the line driver to avoid floating state on the VAN bus. To activate the FVAN, the user must set the activate bit (ACTI) and reset the idle bit (IDLE).

Figure 13-22: Idle and activate timings



In both cases, the idle state can be verified by reading the Line Status register page 457.
Idle mode is effective only with:

- no activity on the bus (RXG = 0),
- no initiator channel programmed.

(2) Sleep command

If the user sets the sleep bit (SLEEP), the FVAN enters in sleep mode, whatever are the values of activate and idle bits.
The internal oscillator is immediately stopped.
Accesses to all registers (and to the messages) are also possible.
To exit from this mode the user must apply either an hardware reset (external $\overline{\text{RESET}}$ pin) either an software reset (GRES bit).
Sleep mode is effective only with:

- no activity on the bus (RXG = 0),
- no initiator channel programmed.

13.5.5 Linked Channels

The link feature allows two channels to share the same Message area, the message pointer and the message length assumes this property:

- Zero value as message length (M_L [4:0] / base_address + 0x03) declares the channel linked to another channel.
- The number of this other channel is defined in the message pointer field (M_P [6:0] / base_address + 0x02).
- The pointer and the length values for the Message area are defined only one time, in the register set of this other Channel. Only one level of linkage can be created. This means, (see Figure 13-23: "Link Mechanism") a Channel k can be linked to the Channel i but not to Channel j, already defined as linked to Channel i.

All the others registers can be different between the two channels, for example the ID_TAG.

Figure 13-23: Link Mechanism



This Message area sharing permits either to optimise the allocation of the 128 bytes of DATA, either to perform some special communications between the different nodes of the network.

[MEMO]

Chapter 14 A/D Converter

14.1 Features

- 10-bit resolution on-chip A/D converter
- Analog inputs: 12 channels
- Separate on-chip A/D conversion result registers for each analog input
  - 10 bits × 12 registers
- A/D conversion trigger modes
  - A/D trigger mode
  - A/D trigger polling mode
  - Timer trigger mode
- Successive approximation technique
- Voltage detection mode

14.2 Configuration

The A/D converter,1which employs a successive approximation technique, performs A/D conversion operation using A/D scan mode registers 0 and 11(ADSCM0,1ADSCM1) and A/D conversion result registers ADCRm (m = 0 to 11).

(1) Input circuit

The input circuit selects an analog input (ANIm) according to the mode set in the ADSCM01register and sends it to the sample and hold circuit (m = 0 to 11).

(2) Sample and hold circuit

The sample and hold circuit individually samples analog inputs sent sequentially from the input circuit and sends them to the comparator. It holds sampled analog inputs during A/D conversion.

(3) Voltage comparator

The voltage comparator compares the analog input voltage from the input with the output voltage of the D/A converter.

(4) D/A converter

The D/A converter is used to generate a voltage that matches an analog input.
The output voltage of the D/A converter is controlled by the successive approximation register (SAR).

(5) Successive approximation register (SAR)

The SAR is a 10-bit register that controls the output value of the D/A converter for comparing with an analog input voltage value. When an A/D conversion terminates, the current contents of the SAR (conversion result) are stored in an A/D conversion result register (ADCRm) (m = 0 to 11). When all specified A/D conversions terminate, there also is an A/D conversion termination interrupt (INTAD).

(6) A/D conversion result registers n (ADCRn) (n = 0 to 11)

ADCRn are 10-bit registers that hold A/D conversion results (n = 0 to 11). Whenever an A/D conversion terminates, the conversion result from the successive approximation register (SAR) is loaded. $\overline{\text{RESET}}$ input sets this to 0000H.

(7) Controller

The controller selects an analog input, generates sample and hold circuit operation timing, controls conversion triggers, specifies the conversion operation time, and sets the low power consumption mode according to the mode set in the ADSCM0 or ADSCM1 register.

(8) ANIm pins (m = 0 to 11)

The ANIm pins are the 12-channel analog input pins to analog converter.

Caution: Use input voltages to ANIm that are within the range of the ratings. In particular, if a voltage higher than AV_{DD} or lower than AV_{SS} (even one within the range of absolute maximum ratings) is input, the conversion value of that channel is undefined, and the conversion values of other channels also may be affected.

(9) AV_{REF} pin

The AV_{REF} pin is used to input reference voltage to the A/D converter. A signal input to the ANIm1pin is converted to a digital signal based on the voltage applied between AV_{REF} and AV_{SS} (m = 0 to 11). If not using the AV_{REF} pin, connect it to AV_{DD} or AV_{SS}[Note].

Note: When connecting the AV_{REF} pin to AV_{SS} the power consumption will be reduced.

(10) AV_{SS} pin

The AV_{SS} pin is the ground voltage pin of the A/D converter. Even if not using A/D converter, always ensure that this pin has the same DC potential as the V_{SS5} pin.

(11) AV_{DD} pin

The AV_{DD} pin is the analog power supply pin of A/D converter. Even if not using A/D converter, 1 always ensure that this pin has the same potential as the V_{DD5} pin.

Figure 14-1: Block Diagram of A/D Converter



Cautions: 1. Noise at an analog input pin (ANIm) or reference voltage input pin (AV_{REF}) may give rise to an invalid conversion result.
Software processing is needed in order to prevent this invalid conversion result from adversely affecting the system.
The following are examples of software processing.
•Use the average value of the results of multiple A/D conversions as the A/D conversion result.
•Perform A/D conversion multiple consecutive times and use conversion results with the exception of any abnormal conversion results that are obtained.
•If an A/D conversion result from which it is judged that an abnormality occurred in the system is obtained, do not perform abnormality processing at once but perform it upon reconfirming the occurrence of an abnormality.

2. Be sure that voltages outside the range [AV_{SS} to AV_{REF}] are not applied to pins being used as A/D converter and 1 input pins.

14.3 Control Registers

(1) A/D scan mode register 0 (ADSCM0)

The ADSCM0 register is a 16-bit register that selects analog input pins, specifies operation modes, and controls conversion operation.

It can be read or written in 1-bit, 8-bit or 16-bit units. However, writing to the ADSCM0 register during A/D conversion operation interrupts the conversion operation and the data is lost. The conversion operation restarts as specified.

Figure 14-2: A/D Scan Mode Register 0 (ADSCM0) (1/2)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ADSCM0	CE	CS	0	MS	PLM	TRG2	TRG1	TRG0	SANI3	SANI2	SANI1	SANI0	ANIS3	ANIS2	ANIS1	ANIS0	FFFFF200H	0000H

Bit position	Bit name	Function
15	CE	Specifies enabling or disabling A/D conversion. 0: Disable 1: Enable
14	CS	Shows status of A/D converter. This bit is read-only. 0: Stopped 1: Operating
12	MS	Specifies operation mode of A/D converter. 0: Scan mode 1: Select mode
11 to 8	PLM, TRG2 to TRG0	PLM: Specifies polling mode. TRG2 toTRG0: Specifies trigger mode.

PLM	TRG2	TRG1	TRG0	Trigger Mode
0	0	0	0	A/D trigger mode
0	0	0	1	Timer trigger mode **Note**
1	0	0	0	A/D trigger polling mode
Other than above				Setting prohibited

Note: The interrupt signal that can be selected as trigger is the timer E interrupt INTPE10/TINTCCE10.

Figure 14-2: A/D Scan Mode Register 0 (ADSCM0) (2/2)

<table>
<tr><th>Bit position</th><th>Bit name</th><th>Function</th></tr>
<tr><td>7 to 4</td><td>SANI3 to SANI0</td><td>The bits SANI3 to SANI0 specify the analog input pin mode for which the 1st conversion is performed in scan mode.
These bits are ignored in select mode.
<table>
<tr><th>SANI3</th><th>SANI2</th><th>SANI1</th><th>SANI0</th><th>Scan Start Analog Input Pin</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>ANI0</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>ANI1</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>ANI2</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>ANI3</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>ANI4</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>ANI5</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>ANI6</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>ANI7</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>ANI8</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>ANI9</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>ANI10</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>ANI11</td></tr>
<tr><td colspan="4">Other than above</td><td>Setting prohibited</td></tr>
</table>
Caution: Always set the conversion start analog input pin number that is set by bits SANI3-SANI0 to a smaller pin number than the conversion end analog input pin number that is set by bits ANIS3-ANIS0.</td></tr>
<tr><td>3 to 0</td><td>ANIS3 to ANIS0</td><td>ANIS3 to ANIS0 specifies the analog input pin in select mode.
In scan mode it specifies the last analog input pin for which a conversion is issued. The range of consecutive conversions is defined by the setting of SANI3 to SANI0 and ANIS3 to ANIS0, which lead to a number of conversions defined by: n= ANIS3 to ANIS0 - SANI3 to SANI0 + 1.
<table>
<tr><th>ANIS3</th><th>ANIS2</th><th>ANIS1</th><th>ANIS0</th><th>in Select Mode</th><th>In Scan Mode</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>ANI0</td><td>ANI0 Note</td></tr>
<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>ANI1</td><td>ANI0 Note → ANI1</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>ANI2</td><td>SANI[3-0] → ANI2</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>ANI3</td><td>SANI[3-0] → ANI3</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>ANI4</td><td>SANI[3-0] → ANI4</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>ANI5</td><td>SANI[3-0] → ANI5</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td><td>ANI6</td><td>SANI[3-0] → ANI6</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>ANI7</td><td>SANI[3-0] → ANI7</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>ANI8</td><td>SANI[3-0] → ANI8</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>ANI9</td><td>SANI[3-0] → ANI9</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>ANI10</td><td>SANI[3-0] → ANI10</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>1</td><td>ANI11</td><td>SANI[3-0] → ANI11</td></tr>
<tr><td colspan="4">Other than above</td><td colspan="2">Setting prohibited</td></tr>
</table>
Note: Setting for SANI3 to SANI0 has to be set to 0 to start the scan mode at analog input pin ANI0.

Remarks: 1. SANI < ANIm
2. m = 1 to 11</td></tr>
</table>

(2) A/D scan mode register 1 (ADSCM1)

The ADSCM1 register is a 16-bit register that sets the conversion time of the A/D converter. It can be read or written in 1-bit, 8-bit, or 16-bit units.

Figure 14-3: A/D Scan Mode Register 1 (ADSCM1)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ADSCM1	ADPS	SPC3	SPC2	SPC1	SPC0	FR2	FR1	FR0	0	0	0	0	0	0	0	0	FFFFF202H	0000H

Bit Position	Bit Name	Function
15	ADPS	A/D converter power saving **Note** 0: Disable power saving mode 1: Enable power saving mode **Note:** Conversion with ADPS bit set requires stabilization time for analog circuit. Conversion in power saving mode is only allowed in select mode and select mode with polling mode. After conversion, within 5 µs (after post-stabilization time) the analog circuit turns in low power mode again. Writing CE bit must be delayed 5 µs to prevent the analog circuit from illegal action. In select-polling mode stabilization time is required for first conversion only. Conversion request during post-stabilization time is valid but result can not be guaranteed. **Remark:** Power saving functions are only engaged, if this bit is set, after the select or select-polling mode has been activated.
13 to 11	SPC3 to SPC0	Specifies the sampling time (T_{SMPAD}). SPC3 / SPC2 / SPC1 / SPC0 / Sampling Clocks / Sampling Time Setting (T_{SMPAD}) 0 / 0 / 0 / 0 / 2 (TSTAGE/10) / 2 (TSTAGE/10) / f_{CPU} 0 / 0 / 0 / 1 / 3 (TSTAGE/10) / 3 (TSTAGE/10) / f_{CPU} 0 / 0 / 1 / 0 / 4 (TSTAGE/10) / 4 (TSTAGE/10) / f_{CPU} 0 / 0 / 1 / 1 / 5 (TSTAGE/10) / 5 (TSTAGE/10) / f_{CPU} Others / Setting prohibited
10 to 8	FR2 to FR0	Specifies the compare time (T_{CMPAD}). FR2 / FR1 / FR0 / Compare Clocks (TSTAGE) / Compare Time [µs] (f_{CPU} = 20 MHz) / Compare Time [µs] (f_{CPU} = 16 MHz) 0 / 0 / 0 / 140 / 7.00 / 8.75 0 / 0 / 1 / 100 / 5.00 / 6.25 0 / 1 / 0 / 70 / - / 4.375 0 / 1 / 1 / 50 / - / - 1 / 0 / 0 / 40 / - / - 1 / 0 / 1 / 30 / - / - 1 / 1 / 0 / 20 / - / - 1 / 1 / 1 / Setting prohibited / - / - **Caution: Conversion time = Sampling time + Compare Time** **Remark:** f_{CPU}: Internal system clock.

Caution: Do not write to the ADSCM1 register during A/D conversion operation. If a write is performed, conversion operation is suspended and subsequently terminates.

(a) Conversion time setting

In order to prevent a drastic change of A/D conversion time even when the oscillation frequency is changed, the conversion speed of a operation stage can be adjusted. By the selection bits FR2 to FR0 in the ADSCM1 register the SAR compare time T_{CMPAD} can be set in the range of $20/f_{CPU}$ to $140/f_{CPU}$. Furthermore the sample time T_{SMPAD} can be selected by the control bits SPC2 to SPC0 in the ADSCM1 register to alter the parameters of conversion speed and accuracy.

However, the settings modifying the compare time T_{CMPAD} must keep the following relation.

$$T_{CMPAD} \geq 4.16\,\mu s$$

The conversion time results by the addition of the sample time T_{SMPAD} and the compare time T_{CMPAD}.

$$T_{CONV} = T_{CMPAD} + T_{SMPAD}$$

Example:
Provided that f_{CPU} = 16 MHz
$T_{SMPAD} = 2\,(T_{STAGE}/10) / f_{CPU}$

The compare time has to be set to

$$T_{CMPAD} = 70/f_{CPU} = 4,375\mu s \geq 4.16\,\mu s$$

Therefore the setting of bits FR2 to FR0 = 010B will be chosen.
The sampling time is

$$T_{SMPAD} = \frac{2 \times T_{STAGE}}{10 \times f_{CPU}} = \frac{2 \times 70}{10 \times 16MHz} = 0,875\mu s$$

By this the conversion time results in

$$T_{CONV} = 5,25\mu s$$

Caution: When A/D conversion is started by internal timer interrupt signal (TINTCCE10) an additional setup time has to be added (refer to “Start of conversion trigger setup timing” on page 497.

(b) Start of conversion trigger setup timing

When starting the start of conversion by internal timer interrupt signal (TINTCCE10) an additional setup time T_{TRGAD} of 8 system clocks has to be considered.

$$T_{TRGAD} = 8 / f_{CPU}$$

Thus the total time of A/D conversion T_{TOTAL} including the trigger setup time is as follows.

• Select mode

$$T_{TOTAL} = T_{TRGAD} + T_{CONV}$$

• Scan mode

$$T_{TOTAL} = N_{CHANNEL} \times (T_{TRGAD} + T_{CONV})$$

$$N_{CHANNEL} = \text{Number of channels to scan}$$

Example:

Provided that f_{CPU} = 16 MHz
T_{SMPAD} = 2 (T_{STAGE} / 10 / f_{CPU})
N = 8
Scan mode is selected

The total A/D conversion time becomes

$$T_{TOTAL} = N_{CHANNEL} \cdot (T_{TRGAD} + T_{CONV}) = 8 \cdot (0.5\ \mu s + 5.25\ \mu s) = 46 \mu s$$

(3) A/D voltage detection mode register (ADETM)

The ADETM register is a 16-bit register that sets voltage detection mode. In voltage detection mode a reference voltage value is compared with the analog input pin for which voltage detection is being performed, and an interrupt is set in response to the comparison result.
This register can be read or written in 1-bit, 8-bit, or 16-bit units.

Figure 14-4: A/D Voltage Detection Mode Register (ADETM)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ADETM	DETEN	DETLH	DET ANI3	DET ANI2	DET ANI1	DET ANI0	DET CMP9	DET CMP8	DET CMP7	DET CMP6	DET CMP5	DET CMP4	DET CMP3	DET CMP2	DET CMP1	DET CMP0	FFFFF204H	0000H

Bit position	Bit name	Function
15	DETEN	Specifies voltage detection mode. 0: Operate in normal mode 1: Operate in voltage detection mode
14	DETLH	Sets voltage comparison detection. 0: Generate INTDET interrupt, if reference voltage value > analog input pin voltage. 1: Generate INTDET interrupt, if reference voltage value < analog input pin voltage.
13 to 10	DETANI3 to DETANI0	Selects analog input pin to compare to reference voltage value set by bits DETCMP9-DETCMP0 when in voltage detection mode.
9 to 0	DETCMP9 to DETCMP0	Sets reference voltage value to compare with analog input pin selected by bits DETANI3-DETANI0.

DETANI3	DETANI2	DETANI1	DETANI0	Voltage Detection Analog Input Pin
0	0	0	0	ANI0
0	0	0	1	ANI1
0	0	1	0	ANI2
0	0	1	1	ANI3
0	1	0	0	ANI4
0	1	0	1	ANI5
0	1	1	0	ANI6
0	1	1	1	ANI7
1	0	0	0	ANI8
1	0	0	1	ANI9
1	0	1	0	ANI10
1	0	1	1	ANI11
Other than above				Setting prohibited

Caution: Do not write to the an ADETM register during A/D conversion operation. If a write is performed, conversion is suspended and it subsequently terminates. Also, the polling mode needs to be re-engaged by writing the CE and PLM bits of the ADSCM0 register.

(4) A/D conversion result registers 0 to 11 (ADCR0 to ADCR11)

The ADCRm registers are 10-bit registers that hold the results of A/D conversions (m = 0 to 11). These registers can only be read in 16-bit units.

When reading 10 bits of data of an A/D conversion result from an ADCRm register, only the lower 10 bits are valid and the upper 6 bits always read 0.

Figure 14-5: A/D Conversion Result Registers 0 to 11 (ADCR0 to ADCR11)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ADCRm	0	0	0	0	0	0	ADCRm9	ADCRm8	ADCRm7	ADCRm6	ADCRm5	ADCRm4	ADCRm3	ADCRm2	ADCRm1	ADCRm0	see Table 14-1	0000H

Table 14-1: Correspondence between ADCRm (m = 0 to 11) Register Names and Addresses

Register name	Address
ADCR0	FFFFF210H
ADCR1	FFFFF212H
ADCR2	FFFFF214H
ADCR3	FFFFF216H
ADCR4	FFFFF218H
ADCR5	FFFFF21AH
ADCR6	FFFFF21CH
ADCR7	FFFFF21EH
ADCR8	FFFFF220H
ADCR9	FFFFF222H
ADCR10	FFFFF224H
ADCR11	FFFFF226H

The correspondence between each analog input pin and the ADCRm registers is shown in Table 14-2, “Correspondence between each Analog Input Pin and ADCRm Registers,” on page 500.

Table 14-2: Correspondence between each Analog Input Pin and ADCRm Registers

Analog Input Pin	A/D Conversion Result Register
ANI0	ADCR0
ANI1	ADCR1
ANI2	ADCR2
ANI3	ADCR3
ANI4	ADCR4
ANI5	ADCR5
ANI6	ADCR6
ANI7	ADCR7
ANI8	ADCR8
ANI9	ADCR9
ANI10	ADCR10
ANI11	ADCR11

The following figure shows the relationship between analog input voltage and A/D conversion results.

Figure 14-6: Relationship Between Analog Input Voltages and A/D Conversion Results



Remark: m = 0 to 11

14.4 Interrupt Requests

The A/D converter generates two kinds of interrupts.

- A/D conversion termination interrupt (INTAD)
- Voltage detection interrupt (INTDET)

(1) A/D conversion termination interrupt (INTAD)

In A/D conversion enabled status, an A/D conversion termination interrupt is generated when a specified number of A/D conversions have terminated.

(2) Voltage detection interrupt (INTDET)

In voltage detection mode (DETEN bit of ADETM register 1= 1), the value of the ADCRm register of the relevant analog input pin is compared to the reference voltage set in the DETCMP9-DETCMP0 bits of the ADETM register and a voltage detection interrupt is generated in response to the value of the DETLH bit of the ADETM register (m = 0 to 11).

14.5 A/D Converter Operation

14.5.1 A/D converter basic operation

A/D conversion is performed using the following procedure.

(1) Set the analog input selection and the operation mode and trigger mode specifications using the ADSCM0 **Note 1**. Setting (1) the CE bit of the ADSCM0 register when in A/D trigger mode or A/D trigger polling mode starts the A/D conversion. In timer trigger mode, the status becomes trigger standby **Note 2**.

(2) When the A/D conversion starts, the analog input is compared with the voltage generated by the D/A converter.

(3) When the 10-bit comparison terminates, the conversion result is started in the ADCRm register. When the specified number of A/D conversions have terminated, an A/D conversion termination interrupt (INTAD) is generated.

Notes: **1.** If the contents of the ADSCM0 register are changed during A/D conversion operation, the A/D conversion operation preceding the change stops and a conversion result is not stored in the ADSCRm register. Conversion operation is initialized and conversion starts from the beginning.

2. In timer trigger mode, there is a transition to trigger standby status when the CE bit of the ADSCM0 register is set to 1. A/D conversion operation is activated by a trigger signal and there is a return to trigger standby status when the A/D conversion operation terminates.

Remark: m = 0 to 11

14.5.2 Operation modes and trigger modes

Several conversion operations can be specified for A/D converter1 by specifying operation modes and trigger modes. Operation modes and trigger modes are set using the ADSCM0 register.
The relationship between operation modes and trigger modes is shown below.

Trigger Mode	Operation Mode	Setting of ADSCM0
AD trigger	Select	×××10000××××××××B
	Scan	×××00000××××××××B
AD trigger polling	Select	×××11000××××××××B
	Scan	×××01000××××××××B
Timer trigger	Select	×××10001××××××××B
	Scan	×××00001××××××××B

(1) Trigger modes

The following trigger modes that serve as the start timing of A/D conversion processing are available: A/D trigger mode, A/D trigger polling mode and timer trigger mode.
These trigger modes are set using the ADSCM0 register.

(a) A/D trigger mode

In this mode, the A/D conversion is started by setting the CE bit of the register ADSCM0. This starts the conversion timing for the analog input(s) ANIm.
To restart the AD conversion after the INTAD interrupt (conversion finished; CS = 0), the CE bit has to be set again to engage the next conversion.

(b) A/D trigger polling mode

In this mode, the A/D conversion is started by setting the CE bit of the register ADSCM0. This starts the conversion timing for the analog input(s) ANIm.
A restart the AD conversion after the INTAD interrupt (conversion finished; CS = 1), is not necessary.
The specified analog input is converted serially until the CE bit is set to 0. An INTAD interrupt occurs each time, when a conversion terminates.

(c) Timer trigger mode

In this mode, the A/D conversion is started by a trigger signal derived from the INTPE10/ TINTCCE10 interrupt.

Remark: m = 0 to 11

(2) Operation modes

The two operation modes are select mode and scan mode. These modes are set using the ADSCM0 register.

(a) Select mode

In select mode the A/D converts one analog input specified in the ADSCM0 register. The conversion result is stored in the ADCRm register corresponding to the analog input (ANIm) (m = 0 to 11).

Figure 14-7: Example of Select Mode Operation Timing (ANI1)





(b) Scan mode

The scan mode sequentially selects and converts pin input voltage from the A/D conversion start analog input pin through the A/D conversion termination analog input pin specified in the ADSCM0 register.
It stores the A/D conversion result in the ADCRm register corresponding to the analog input (m = 0 to 11). When the specified analog input conversion terminates, there is an A/D conversion termination interrupt (INTAD).

Figure 14-8: Example of Scan Mode Operation Timing (4-Channel Scan (ANI0 to ANI3))





14.6 Operation in A/D Trigger Mode

Setting the CE bit of the ADSCM0 register to 1 starts A/D conversion immediately.

14.6.1 Operation in select mode

One analog input specified in the ADSCM0 register is A/D converted at a time and the result is stored in an ADCRm register. Analog inputs correspond one-to-one with ADCRm register (m = 0 to 11).
An A/D conversion termination interrupt (INTAD) is generated for each A/D conversion termination (CS bit = 0).

Analog input	A/D conversion result register
ANIm	ADCRm

To restart A/D conversion, set the CE bit of the ADSCM0 register.
This is optimal for an application that reads a result for each A/D conversion.

Remark: m = 0 to 11

Figure 14-9: Example of Select Mode (A/D Trigger Select) Operation (ANI2)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) A/D conversion of ANI2
(3) Store conversion result in ADCR2
(4) Generate INTAD interrupt

14.6.2 Operation in scan mode

The pins from the conversion start analog input pin through the conversion termination analog input pin, specified in the ADSCM0 register, are sequentially selected and A/D converted. The A/D conversion result is stored in the ADCRm register corresponding to the analog input (m = 0 to 11). When conversion stops through the last analog input pin, an A/D conversion interrupt (INTAD) is generated, which terminates A/D conversion
(CS bit of ADSCM0 register = 0).

Analog input	A/D conversion result register
ANIn**Note 1**	ADCRn
:	:
ANIm**Note 2**	ADCRm

To restart A/D conversion, set the CE bit of the ADSCM0 register. This is optimal for an application that regularly monitors multiple analog inputs.

Notes: **1.** n = SANI3-SANI0 = 0 to 10
2. m = ANIS3-ANIS0 = 1 to 11

Caution: Always set SANI3-SANI0 < ANIS3-ANIS0
Exception: When bits SANI3-SANI0 = ANIS3-ANIS0 = 0, just the analog input ANI0 is scanned.

Figure 14-10: Example of Scan Mode (A/D Trigger Scan) Operation (ANI2-ANI5)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) A/D conversion of ANI2
(3) Store conversion result in ADCR2
(4) A/D conversion of ANI3
(5) Store conversion result in ADCR3
(6) A/D conversion of ANI4
(7) Store conversion result in ADCR4
(8) A/D conversion of ANI5
(9) Store conversion result in ADCR5
(10) Generate INTAD interrupt

14.7 Operation in A/D Trigger Polling Mode

Setting the CE bit of the ADSCM0 register to 1 starts the A/D conversion immediately.
Both select mode and scan mode can be continued with A/D trigger polling mode. Since the CS bit of the ADSCM0 register remains 1 after an INTAD interrupt in this mode, it is not necessary to set the CE bit to restart the A/D conversion.

14.7.1 Operation in select mode

The analog input specified in the ADSCM0 register is A/D converted. The conversion result is stored in the ADCRm register (m = 0 to 11).
One analog input is A/D converted at a time and the result is stored in one ADCRm register. Analog inputs correspond one-to-one with ADCRm register.
An A/D conversion termination interrupt (INTAD) is generated for each A/D conversion termination.
A/D conversion operation is repeated until the CE bit = 0 (CS bit = 1).

Analog input	A/D conversion result register
ANIm	ADCRm

In A/D trigger polling mode, it is not necessary to set the CE bit of the ADSCM0 register to restart the A/D conversion operation **Note**.
This is optimal for applications that regularly read A/D conversion values.

Note: If the ADCRm register is not read before the next A/D conversion has been finished, its contents is overwritten.

Remark: m = 0 to 11

Figure 14-11: Example of Select Mode (A/D Trigger Polling Select) Operation (ANI2)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) A/D conversion of ANI2
(3) Store conversion result in ADCR2
(4) Generate INTAD interrupt
(5) Return to (2)

14.7.2 Operation in scan mode

The pins from the first analog input pin through the last analog input pin, specified in the ADSCM0 register, are sequentially selected and A/D converted. The A/D conversion result is stored in the ADCRm register corresponding to the analog input (m = 0 to 11). When conversion stops through the last analog input pin, an A/D conversion termination interrupt (INTAD) is generated.
A/D conversion operation repeats until the CE bit = 0 (CS bit = 1).

Analog input	A/D conversion result register
ANIn[Note 1]	ADCRn
:	:
ANIm[Note 2]	ADCRm

It is not necessary to set the CE bit of the ADSCM0 register as the A/D conversion restarts automatically [Note 3].
This is optimal for applications that regularly read A/D conversion values.

Notes: **1.** n = SANI3-SANI0 = 0 to 10
2. m = ANIS3-ANIS0 = 1 to 11
3. If the ADCRm register is not read before the next A/D conversion has been finished, its contents is overwritten.

Caution: Always set SANI3-SANI0 < ANIS3-ANIS0
Exception: When bits SANI3-SANI0 = ANIS3-ANIS0 = 0, just the analog input ANI0 is scanned.

Figure 14-12: Example of Scan Mode (A/D Trigger Polling Scan) Operation (ANI2 to ANI5)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) A/D conversion of ANI2
(3) Store conversion result in ADCR2
(4) A/D conversion of ANI3
(5) Store conversion result in ADCR3
(6) A/D conversion of ANI4
(7) Store conversion result in ADCR4
(8) A/D conversion of ANI5
(9) Store conversion result in ADCR5
(10) Generate INTAD interrupt
(11) Return to (2)

14.8 Operation in Timer Trigger Mode

The A/D converter can set an interrupt signal as a conversion trigger for up to 12 channels of analog input (ANI0 to ANI11).
The interrupt signal that can be selected as trigger is the Timer E 0 interrupt INTPE10/TINTCCE10.

14.8.1 Operation in select mode

One analog input (ANI0 to ANI) specified by the ADSCM0 register is A/D converted. The conversion result is stored in the ADCRm register corresponding to the analog input (m = 0 to 11).
This is optimal for applications that read A/D conversion values synchronized to a trigger.

(1) Timer trigger select mode

Taking the interrupt signal TINTCCE10 as a trigger, one analog input at a time is A/D converted and the result is stored in one ADCRm register. An A/D conversion termination interrupt (INTAD) is generated for each A/D conversion, which terminates A/D conversion (CS = 0).

Trigger	Analog Input	A/D Conversion Result Register
INTPE10 / TINTCCE10	ANIm	ADCRm

After A/D conversion termination, the A/D converter changes to trigger wait status (CE = 1). It performs A/D conversion operation again, when the interrupt signal TINTCCE10 occurs.

Remark: m = 0 to 11

Figure 14-13: Example of Timer Trigger Select Mode Operation (ANI4)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) INTPE10/TINTCCE10 interrupt generation
(3) A/D conversion of ANI4
(4) Store conversion result in ADCR4
(5) INTAD interrupt generation

14.8.2 Operation in scan mode

Analog input pins specified by register ADSCM0 are selected sequentially, and the specified number of A/D conversions are performed by using the Timer E 0 interrupt as a trigger. The conversion results are stored in the ADCRm registers corresponding to the analog inputs (m = 0 to 11).
This is optimal for applications that regularly monitor multiple analog inputs.

(1) Timer trigger scan mode

Using the interrupt signal TINTCCE10 from Timer E 0 as a trigger, the conversion start analog input pin through the conversion termination analog input pin specified by the ADSCM0 register are sequentially selected and A/D converted. Analog inputs correspond one-to-one with ADCRm register. When all of the specified A/D conversions have terminated, an A/D conversion termination interrupt (INTAD) is generated (CS = 0).

Trigger	Analog Input	A/D Conversion Result Register
INTPE10/TINTCCE10	ANI0	ADCR0
	ANI1	ADCR1
	ANI2	ADCR2
	ANI3	ADCR3
	ANI4	ADCR4
	ANI5	ADCR5
	ANI6	ADCR6
	ANI7	ADCR7
	ANI8	ADCR8
	ANI9	ADCR9
	ANI10	ADCR10
	ANI11	ADCR11

After all of the specified A/D conversions have terminated, the A/D converter changes to trigger wait status (CE = 1). It performs A/D conversion operation again, when the interrupt signal TINTCCE10 occurs.

Figure 14-14: Example of Timer Trigger Scan Mode Operation (ANI1 to ANI4)



(1) CE bit of ADSCM0 = 1 (Enabled)
(2) INTPE10/TINTCCE10 interrupt generation
(3) A/D conversion of ANI1
(4) Store conversion result in ADCR1
(5) A/D conversion of ANI2
(6) Store conversion result in ADCR2
(7) A/D conversion of ANI3
(8) Store conversion result in ADCR3
(9) A/D conversion of ANI4
(10) Store conversion result in ADCR4
(11) INTAD interrupt generation

Remark: Set to scan ANI1 to ANI4

14.9 Precautions

14.9.1 Stopping conversion operation

If the CE bit of the ADSCM0 register is cleared during conversion operation, all conversion operations are stopped, and a conversion result is not stored in the ADCRm register (m = 0 to 11).

14.9.2 Trigger input during conversion operation

If a trigger is input during conversion operation, that trigger input is ignored.

14.9.3 Timer trigger interval

Make the trigger interval (input time interval) in timer trigger mode longer than the conversion time specified by the FR2 to FR0 bits of the ADSCM1 register.

(1) When interval = 0

If multiple triggers are input simultaneously, the analog input whose ANIm pin number is smallest is converted. The other trigger signals input at the same time are ignored (m = 0 to 11).

(2) When 0 < interval < conversion time

If a timer trigger is input during conversion operation, that trigger input is ignored.
If conversion operation is suspended, a conversion result is not stored in the ADCRm register (m = 0 to 11).

(3) When interval = conversion time

If a timer trigger is input at the same time when the conversion terminates, interrupt generation and ADCRm register storage of the actual value are performed correctly.

14.9.4 Operation in standby modes

(1) HALT mode

The A/D converter continues the operation. When recover from HALT mode the ADSCM0, ADSCM1 and ADCRm registers maintain their values (m = 0 to 11).

(2) WATCH mode, IDLE mode, software STOP mode

Since clock supply to A/D converter stops, conversion operation is not performed.
If released by RESET, NMI, or maskable interrupt input, the ADSCM0, ADSCM1 and ADCRm registers maintain their values.
However, if IDLE mode or software STOP mode is set during conversion operation, conversion operation stops. If released by NMI input, conversion resumes but the conversion result written in the ADCRm register becomes undefined (m = 0 to 11).

Remark: Connecting the AV_{REF} pin to AV_{SS} in IDLE mode, or software STOP mode will further reduce the power consumption.

[MEMO]

Chapter 15 Port Functions

15.1 Features

- Input/Output ports: 89
- Ports alternate as input/output pins of other peripheral functions
- Input or output can be specified in bit units

15.2 Port Configuration

The V850E/VANStorm incorporates a total of 89 input/output ports, named ports P1 through P6, and PAL, PAH, PDL, PCS, PCT and PCM. The configuration is shown below.

Figure 15-1: Port Configuration



(1) Functions of each port

The V850E/VANStorm has the ports shown below.
Any port can operate in 8- or 1-bit units and can provide a variety of controls.
Moreover, besides its function as a port, each has functions as the input/output pins of on-chip peripheral I/O in control mode.
Refer to “(3) Port block diagrams” for a block diagram of the block type of each port.

Port Name	Pin Name	Port Function	Function In Control Mode	Block Type
Port 1	P10 to P16	7-bit input/output	Serial interface input/output (FCAN1)	A
Port 2	P20 to P27	8-bit input/output	Serial interface input/output (CSI0, CSI1, UART0)	A
Port 3	P30 to P35	6-bit input/output	Real-time pulse unit (RPU) input/output External interrupt input	A
Port 4	P40 to P45	6-bit input/output	Real-time pulse unit (RPU) input/output External interrupt input	A
Port 5	P50 to P55	6-bit input/output	Real-time pulse unit (RPU) input/output External interrupt input	A
Port 6	P60 to P65	6-bit input/output	Serial interface input/output (UART1) External interrupt input External CAN clock	A
Port AL	PAL0 to PAH15	16-bit input/output	External address bus (A0 to A15)	B
Port AH	PAH0 to PAH7	8-bit input/output	External address bus (A16 to A23)	C
Port DL	PDL0 to PDL15	16-bit input/output	External address data bus (D0 to D15)	D
Port CS	PCS2 to PCS4	3-bit input/output	External bus interface control signal output	E
Port CT	PCT0 to PCT4	5-bit input/output	External bus interface control signal output	F
Port CM	PCM0 to PCM1	2-bit input/output	Wait insertion signal input Internal system clock output External bus interface control signal input/output	G, H

(2) Functions of each port pin on reset and registers that set port or control mode

Port Name	Pin Name	Pin Function after Reset	Mode-Setting Register
		Single-Chip Mode	
Port 1	P10/CRXD1	P10 (Input mode)	PMC1
	P11/CTXD1	P11 (Input mode)	
	P12	P12 (Input mode)	
	P13	P13 (Input mode)	
	P14	P14 (Input mode)	
	P15	P15 (Input mode)	
	P16	P16 (Input mode)	
Port 2	P20/SI0	P20 (Input mode)	PMC2
	P21/SO0	P21 (Input mode)	
	P22/$\overline{\text{SCK0}}$	P22 (Input mode)	
	P23/SI1	P23 (Input mode)	
	P24/SO1	P24 (Input mode)	
	P25/$\overline{\text{SCK1}}$	P25 (Input mode)	
	P26/RXD0	P26 (Input mode)	
	P27/TXD0	P27 (Input mode)	
Port 3	P30/TIE0/INTPE00	P30 (Input mode)	PMC3
	P31/TOE10/INTPE10	P31 (Input mode)	
	P32/TOE20/INTPE20	P32 (Input mode)	
	P33/TOE30/INTPE30	P33 (Input mode)	
	P34/TOE40/INTPE40	P34 (Input mode)	
	P35/TCLRE0/INTPE50	P35 (Input mode)	
Port 4	P40/TIE1/INTPE01	P40 (Input mode)	PMC4
	P41/TOE11/INTPE11	P41 (Input mode)	
	P42/TOE21/INTPE21	P42 (Input mode)	
	P43/TOE31/INTPE31	P43 (Input mode)	
	P44/TOE41/INTPE41	P44 (Input mode)	
	P45/TCLRE1/INTPE51	P45 (Input mode)	
Port 5	P50/TIE2/INTPE02	P50 (Input mode)	PMC5
	P51/TOE12/INTPE12	P51 (Input mode)	
	P52/TOE22/INTPE22	P52 (Input mode)	
	P53/TOE32/INTPE32	P53 (Input mode)	
	P54/TOE42/INTPE42	P54 (Input mode)	
	P55/TCLRE2/INTPE52	P55 (Input mode)	

Port Name	Pin Name	Pin Function after Reset	Mode-Setting Register
		Single-Chip Mode	
Port 6	P60/CCLK	P60 (Input mode)	PMC6
	P61/INT0	P61 (Input mode)	
	P62/INT1	P62 (Input mode)	
	P63/INT2	P63 (Input mode)	
	P64/RXD2	P64 (Input mode)	
	P65/TXD2	P65 (Input mode)	
Port CM	PCM0/$\overline{\text{WAIT}}$	PCM0 (Input mode)	PMCCM
	PCM1/CLKOUT	PCM1 (Input mode)	
Port CT	PCT0/$\overline{\text{LWR}}$	PCT0 (Input mode)	PMCCT
	PCT1/$\overline{\text{UWR}}$	PCT1 (Input mode)	
	PCT2	PCT2 (Input mode)	
	PCT3	PCT3 (Input mode)	
	PCT4/$\overline{\text{RD}}$	PCT4 (Input mode)	
Port CS	PS2/$\overline{\text{CS2}}$ to PC4/$\overline{\text{CS4}}$	PCS2 to PCS3 (Input mode)	PMCCS
Port DL	PDL0/D0 to PDL15/D15	PDL0 to PDL7 (Input mode)	PMCDL
Port AL	PAL0/A0 to PAL15/A15	PAL0 to PAL7 (Input mode)	PMCAL
Port AH	PAH0/A16 to PAH7/A23	PAH0 to PAH7 (Input mode)	PMCAH

(3) Port block diagrams

Figure 15-2: Type A Block Diagram



Remark: N=1..6: Port number
n: Port bit

Figure 15-3: Type B Block Diagram



Remark: n=15 to 0

Figure 15-4: Type C Block Diagram



Remark: n=7 to 0

Figure 15-5: Type D Block Diagram



Remark: n=15 to 0

Figure 15-6: Type E Block Diagram



Remark: n= 2, 3, 4

Figure 15-7: Type F Block Diagram



Remark: n= 5 to 0

Figure 15-8: Type G Block Diagram



Figure 15-9: Type H Block Diagram



15.3 Pin Functions of Each Port

15.3.1 Port 1

Port 1 is a 7-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-10: Port 1 (P1)

	7	6	5	4	3	2	1	0	Address	At Reset
P1	0	P16	P15	P14	P13	P12	P11	P10	FFFFF400H	00H

Bit position	Bit name	Function
6 to 0	P1n (n = 6 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as the serial interface (FCAN1) input/output.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 1	P10	CRXD1	Serial interface (FCAN1) input/output.	A
	P11	CTXD1		
	P12			
	P13			
	P14			
	P15			
	P16			

(2) Setting in input/output mode and control mode

Port 1 is set in input/output mode using the port 1 mode register (PM1). In control mode, it is set using the port 1 mode control register (PMC1).

(a) Port 1 mode register (PM1)

This register can be read or written in 8- or 1-bit units.

Figure 15-11: Port 1 Mode Register (PM1)

	7	6	5	4	3	2	1	0	Address	At Reset
PM1	1	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFFFF420H	FFH

Bit Position	Bit Name	Function
6 to 0	PM1n (n = 6 to 0)	Specifies input/output mode of P1n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 1 mode control register (PMC1)

This register can be read or written in 8- or 1-bit units.

Figure 15-12: Port 1 Mode Control Register (PMC1)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC1	0	0	0	0	0	0	PMC11	PMC10	FFFFF44CH	00H

Bit Position	Bit Name	Function
1	PMC11	Specifies operation mode of P11 pin 0: Input/output port mode 1: CTXD1 output mode
0	PMC10	Specifies operation mode of P10 pin 0: Input/output port mode 1: CRXD1 input mode

15.3.2 Port 2

Port 2 is a 8-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-13: Port 2 (P2)

	7	6	5	4	3	2	1	0	Address	At Reset
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFFFF402H	00H

Bit position	Bit name	Function
7 to 0	P2n (n = 7 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as the serial interface (CSI0, CSI1, UART0) input/output.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 2	P20	SI0	Serial interface (CSI0, CSI1, UART0) input/output.	A
	P21	SO0		
	P22	$\overline{\text{SCK0}}$		
	P23	SI1		
	P24	SO1		
	P25	$\overline{\text{SCK1}}$		
	P26	RXD0		
	P27	TXD0		

(2) Setting in input/output mode and control mode

Port 2 is set in input/output mode using the port 2 mode register (PM2). In control mode, it is set using the port 2 mode control register (PMC2).

(a) Port 2 mode register (PM2)

This register can be read or written in 8- or 1-bit units.

Figure 15-14: Port 2 Mode Register (PM2)

	7	6	5	4	3	2	1	0	Address	At Reset
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFFFF422H	FFH

Bit Position	Bit Name	Function
7 to 0	PM2n (n = 7 to 0)	Specifies input/output mode of P2n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 2 mode control register (PMC2)

This register can be read or written in 8- or 1-bit units.

Figure 15-15: Port 2 Mode Control Register (PMC2)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	PMC22	PMC21	PMC20	FFFFF442H	00H

Bit Position	Bit Name	Function
7	PMC27	Specifies operation mode of P27 pin 0: Input/output port mode 1: TXD0 output mode
6	PMC26	Specifies operation mode of P26 pin 0: Input/output port mode 1: RXD0 input mode
5	PMC25	Specifies operation mode of P25 pin 0: Input/output port mode 1: SCK1 input/output mode
4	PMC24	Specifies operation mode of P24 pin 0: Input/output port mode 1: SO1 output mode
3	PMC23	Specifies operation mode of P23 pin 0: Input/output port mode 1: SI1 input mode
2	PMC22	Specifies operation mode of P22 pin 0: Input/output port mode 1: SCK0 input/output mode
1	PMC21	Specifies operation mode of P21 pin 0: Input/output port mode 1: SO0 output mode
0	PMC20	Specifies operation mode of P20 pin 0: Input/output port mode 1: SI0 input mode

15.3.3 Port 3

Port 3 is a 6-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-16: Port 3 (P3)

	7	6	5	4	3	2	1	0	Address	At Reset
P3	0	0	P35	P34	P33	P32	P31	P30	FFFFF404H	00H

Bit position	Bit name	Function
5 to 0	P3n (n = 5 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) input/output and external interrupt request input.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 3	P30	TIE0/INTPE00	Real-time pulse unit (RPU) input or external interrupt request input	A
	P31	TOE10/INTPE10		
	P32	TOE20/INTPE20		
	P33	TOE30/INTPE30		
	P34	TOE40/INTPE40		
	P35	TCLRE0/INTPE50		

(2) Setting in input/output mode and control mode

Port 3 is set in input/output mode using the port 3 mode register (PM3). In control mode, it is set using the port 3 mode control register (PMC3).

(a) Port 3 mode register (PM3)

This register can be read or written in 8- or 1-bit units.

Figure 15-17: Port 3 Mode Register (PM3)

	7	6	5	4	3	2	1	0	Address	At Reset
PM3	1	1	PM35	PM34	PM33	PM32	PM31	PM30	FFFFF424H	FFH

Bit Position	Bit Name	Function
5 to 0	PM3n (n = 5 to 0)	Specifies input/output mode of P3n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 3 mode control register (PMC3)

This register can be read or written in 8- or 1-bit units.

Figure 15-18: Port 3 Mode Control Register (PMC3)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC3	0	0	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30	FFFFF444H	00H

Bit Position	Bit Name	Function
5	PMC35	Specifies operation mode of P35 pin 0: Input/output port mode 1:TCLRE0 input mode or external interrupt request (INTP50) input mode
4	PMC34	Specifies operation mode of P34 pin 0: Input/output port mode 1: TOE40 input/output mode or external interrupt request (INTPE40) input mode
3	PMC33	Specifies operation mode of P33 pin 0: Input/output port mode 1: TOE30 input/output mode or external interrupt request (INTPE30) input mode
2	PMC32	Specifies operation mode of P32 pin 0: Input/output port mode 1: TOE20 input/output mode or external interrupt request (INTPE20) input mode
1	PMC31	Specifies operation mode of P31 pin 0: Input/output port mode 1: TOE10 input/output mode or external interrupt request (INTPE10) input mode
0	PMC30	Specifies operation mode of P30 pin 0: Input/output port mode 1: TIE0 input mode or external interrupt request (INTPE00) input mode

15.3.4 Port 4

Port 4 is a 6-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-19: Port 4 (P4)

	7	6	5	4	3	2	1	0	Address	At Reset
P4	0	0	P45	P44	P43	P42	P41	P40	FFFFF406H	00H

Bit position	Bit name	Function
5 to 0	P4n (n = 5 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) input/output and external interrupt request input.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 4	P40	TIE1/INTPE01	Real-time pulse unit (RPU) input or external interrupt request input	A
	P41	TOE11/INTPE11		
	P42	TOE21/INTPE21		
	P43	TOE31/INTPE31		
	P44	TOE41/INTPE41		
	P45	TCLRE1/INTPE51		

(2) Setting in input/output mode and control mode

Port 4 is set in input/output mode using the port 4 mode register (PM4). In control mode, it is set using the port 4 mode control register (PMC4).

(a) Port 4 mode register (PM4)

This register can be read or written in 8- or 1-bit units.

Figure 15-20: Port 4 Mode Register (PM4)

	7	6	5	4	3	2	1	0	Address	At Reset
PM4	1	1	PM45	PM44	PM43	PM42	PM41	PM40	FFFFF426H	FFH

Bit Position	Bit Name	Function
5 to 0	PM4n (n = 5 to 0)	Specifies input/output mode of P4n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 4 mode control register (PMC4)

This register can be read or written in 8- or 1-bit units.

Figure 15-21: Port 4 Mode Control Register (PMC4)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC4	0	0	PMC45	PMC44	PMC43	PMC42	PMC41	PMC40	FFFFF446H	00H

Bit Position	Bit Name	Function
5	PMC45	Specifies operation mode of P45 pin 0: Input/output port mode 1: TCLRE1 input mode or external interrupt request (INTP51) input mode
4	PMC44	Specifies operation mode of P44 pin 0: Input/output port mode 1: TOE41 input/output mode or external interrupt request (INTPE41) input mode
3	PMC43	Specifies operation mode of P43 pin 0: Input/output port mode 1: TOE31 input/output mode or external interrupt request (INTPE31) input mode
2	PMC42	Specifies operation mode of P42 pin 0: Input/output port mode 1: TOE21 input/output mode or external interrupt request (INTPE21) input mode
1	PMC41	Specifies operation mode of P41 pin 0: Input/output port mode 1: TOE11 input/output mode or external interrupt request (INTPE11) input mode
0	PMC40	Specifies operation mode of P40 pin 0: Input/output port mode 1: TIE1 input mode or external interrupt request (INTPE01) input mode

15.3.5 Port 5

Port 5 is a 6-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-22: Port 5 (P5)

	7	6	5	4	3	2	1	0	Address	At Reset
P5	0	0	P55	P54	P53	P52	P51	P50	FFFFF408H	00H

Bit position	Bit name	Function
5 to 0	P5n (n = 5 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) input/output and external interrupt request input.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 5	P50	TIE2/INTPE02	Real-time pulse unit (RPU) input or external interrupt request input	A
	P51	TOE12/INTPE12		
	P52	TOE22/INTPE22		
	P53	TOE32/INTPE32		
	P54	TOE42/INTPE42		
	P55	TCLRE2/INTPE52		

(2) Setting in input/output mode and control mode

Port 5 is set in input/output mode using the port 5 mode register (PM5). In control mode, it is set using the port 5 mode control register (PMC5).

(a) Port 5 mode register (PM5)

This register can be read or written in 8- or 1-bit units.

Figure 15-23: Port 5 Mode Register (PM5)

	7	6	5	4	3	2	1	0	Address	At Reset
PM5	1	1	PM55	PM54	PM53	PM52	PM51	PM50	FFFFF428H	FFH

Bit Position	Bit Name	Function
5 to 0	PM5n (n = 5 to 0)	Specifies input/output mode of P5n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 5 mode control register (PMC5)

This register can be read or written in 8- or 1-bit units.

Figure 15-24: Port 5 Mode Control Register (PMC5)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC5	0	0	PMC55	PMC54	PMC53	PMC52	PMC51	PMC50	FFFFF448H	00H

Bit Position	Bit Name	Function
5	PMC55	Specifies operation mode of P55 pin 0: Input/output port mode 1: TCLR2 input mode or external interrupt request (INTP52) input mode
4	PMC54	Specifies operation mode of P54 pin 0: Input/output port mode 1: TOE42 input/output mode or external interrupt request (INTPE42) input mode
3	PMC53	Specifies operation mode of P53 pin 0: Input/output port mode 1: TOE32 input/output mode or external interrupt request (INTPE32) input mode
2	PMC52	Specifies operation mode of P52 pin 0: Input/output port mode 1: TOE22 input/output mode or external interrupt request (INTPE22) input mode
1	PMC51	Specifies operation mode of P51 pin 0: Input/output port mode 1: TOE12 input/output mode or external interrupt request (INTPE12) input mode
0	PMC50	Specifies operation mode of P50 pin 0: Input/output port mode 1: TIE2 input mode or external interrupt request (INTPE02) input mode

15.3.6 Port 6

Port 6 is a 6-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-25: Port 6 (P6)

	7	6	5	4	3	2	1	0	Address	At Reset
P6	0	0	P65	P64	P63	P62	P61	P60	FFFFF40AH	00H

Bit position	Bit name	Function
5 to 0	P6n (n = 5 to 0)	Input/output port

Besides functioning as a port, in control mode, it also can operate as external CAN clock supply, serial interface (UART1) input/output and external interrupt request input.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port 6	P60	CCLK	External CAN clock supply	A
	P61	INT0	External interrupt request pins	
	P62	INT1		
	P63	INT2		
	P64	RXD1	Serial interface (UART1)	
	P65	TXD1		

(2) Setting in input/output mode and control mode

Port 6 is set in input/output mode using the port 6 mode register (PM6). In control mode, it is set using the port 6 mode control register (PMC6).

(a) Port 6 mode register (PM6)

This register can be read or written in 8- or 1-bit units.

Figure 15-26: Port 6 Mode Register (PM6)

	7	6	5	4	3	2	1	0	Address	At Reset
PM6	1	1	PM65	PM64	PM63	PM62	PM61	PM60	FFFFF42AH	FFH

Bit Position	Bit Name	Function
5 to 0	PM6n (n = 5 to 0)	Specifies input/output mode of P6n pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port 6 mode control register (PMC6)

This register can be read or written in 8- or 1-bit units.

Figure 15-27: Port 6 Mode Control Register (PMC6)

	7	6	5	4	3	2	1	0	Address	At Reset
PMC6	0	0	PMC65	PMC64	PMC63	PMC62	PMC61	PMC60	FFFFF44AH	00H

Bit Position	Bit Name	Function
5	PMC65	Specifies operation mode of P65 pin 0: Input/output port mode 1:TXD output mode
4	PMC64	Specifies operation mode of P64 pin 0: Input/output port mode 1: RXD input mode
3	PMC63	Specifies operation mode of P63 pin 0: Input/output port mode 1: External interrupt request (INT2) input mode
2	PMC62	Specifies operation mode of P62 pin 0: Input/output port mode 1: External interrupt request (INT1) input mode
1	PMC61	Specifies operation mode of P61 pin 0: Input/output port mode 1: External interrupt request (INT0) input mode
0	PMC60	Specifies operation mode of P60 pin 0: Input/output port mode 1: External CAN clock supply input mode

15.4 Port AL

Port AL is a 16-/8-bit input/output port that can be set the input or output mode in 1-bit units.

Figure 15-28: Port AL (PAL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PAL	PAL15	PAL14	PAL13	PAL12	PAL11	PAL10	PAL9	PAL8	PAL7	PAL6	PAL5	PAL4	PAL3	PAL2	PAL1	PAL0	FFFFF000H	0000H

Bit position	Bit name	Function
15 to 0	PALn (n = 15 to 0)	Input/output port

In addition to their functions as port pins, in the control mode, the port AL pins operate as an address bus for when the memory is externally expanded.

(1) Operation in control mode

Port		Alternate Function	Remark	Block Type
Port AL	PAL15 to PAL0	A15 to A0	Address bus when memory expanded	B

(2) Input/output mode control mode setting

Port AL input/output mode setting is performed by means of the port AL mode register (PMAL), and control mode setting is performed by means of the port AL mode control register (PMCAL).

(a) Port AL mode register (PMAL)

This register can be read/written in 16-, 8-, or 1-bit units.

Figure 15-29: Port AL Mode Register (PMAL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMAL	PMAL15	PMAL14	PMAL13	PMAL12	PMAL11	PMAL10	PMAL9	PMAL8	PMAL7	PMAL6	PMAL5	PMAL4	PMAL3	PMAL2	PMAL1	PMAL0	FFFFF020H	FFFFH

Bit Position	Bit Name	Function
15 to 0	PMALn (n = 15 to 0)	Specifies input/output mode of PMALn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port AL mode control register (PMCAL)

This register can be read/written in 16-, 8-, or 1-bit units.

Figure 15-30: Port AL Mode Control Register (PMCAL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMCAL	PMCAL15	PMCAL14	PMCAL13	PMCAL12	PMCAL11	PMCAL10	PMCAL9	PMCAL8	PMCAL7	PMCAL6	PMCAL5	PMCAL4	PMCAL3	PMCAL2	PMCAL1	PMCAL0	FFFFF040H	0000H

Bit Position	Bit Name	Function
15 to 0	PMCALn (n = 15 to 0)	Port Mode Control Specifies operation mode of PALn pin. 0: I/O port mode 1: A15 to A0 output mode

15.5 Port AH

Port AH is a 16-bit input/output port for which input/output can be specified bitwise.

Figure 15-31: Port AH (PAH)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PAH	-	-	-	-	-	-	-	PAH8	PAH7	PAH6	PAH5	PAH4	PAH3	PAH2	PAH1	PAH0	FFFFF002H	00H

Bit position	Bit name	Function
8 to 0	PAHn (n = 8 to 0)	Input/output port
15-9		Unknown Data

In addition to their functions as port pins, in the control mode, the port AH pins operate as an address bus for when the memory is externally expanded.

(1) Operation in control mode

Port		Alternate Function	Remark	Block Type
Port AH	PAH8 to PAH0	A23 to A16	Address bus when memory expanded	C

(2) Input/output mode control mode setting

Port AH input/output mode setting is performed by means of the port AH mode register (PMAH), and control mode setting is performed by means of the port AH mode control register (PMCAH).

(a) Port AH mode register (PMAH)

This register can be read/written in 16-, 8-, or 1-bit units.

Figure 15-32: Port AH Mode Register (PMAH)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMAH	-	-	-	-	-	-	-	PMAH8	PMAH7	PMAH6	PMAH5	PMAH4	PMAH3	PMAH2	PMAH1	PMAH0	FFFFF022H	FFH

Bit Position	Bit Name	Function
7 to 0	PMAHn (n = 7 to 0)	Specifies input/output mode of PMAHn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port Mode Control Register AH (PMCAH)

PMCAH can be read/written from/to in 16-bit units or bitwise.

Figure 15-33: Port AH Mode Control Register (PMCAH)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMCAH	-	-	-	-	-	-	-	-	PMCAH7	PMCAH6	PMCAH5	PMCAH4	PMCAH3	PMCAH2	PMCAH1	PMCAH0	FFFFF042H	00H

Bit Position	Bit Name	Function
7 to 0	PMCAHn (n = 7 to 0)	Port Mode Control Specifies operation mode of PAHn pin. 0: I/O port mode 1: A23 to A16 output mode

15.6 Port DL

Port DL is a 16-bit input/output port in which input or output can be specified in 1-bit units.
When using the higher 8 bits of PDL as PDLH and the lower 8 bits as PDLL, it can be used as an 8-bit input/output port that can specify input/output in 1-bit units.

Figure 15-34: Port DL (PDL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PDL	PDL15	PDL14	PDL13	PDL12	PDL11	PDL10	PDL9	PDL8	PDL7	PDL6	PDL5	PDL4	PDL3	PDL2	PDL1	PDL0	FFFFF004H	0000H

Bit Position	Bit Name	Function
15 to 0	PDLn (n = 15 to 0)	Input/output port

Besides functioning as a port, in control mode, this can operate as a data bus when memory is expanded externally.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port DL	PDL15 to PDL0	D15 to D0	Memory expansion data bus	D

(2) Setting in input/output mode and control mode

Port DL is set in input/output mode using the port DL mode register (PMDL). In control mode, it is set using the port DL mode control register (PMCDL).

(a) Port DL mode register (PMDL)

The PMDL register can be read or written in 16-bit units.
When using the higher 8 bits of the PMDL register as the PMDLH register and the lower 8 bits as the PMDLL register, it can be read or written in 8- or 1-bit units.

Figure 15-35: Port DL Mode Register (PMDL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMDL	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0	FFFFF024H	FFFFH

Bit Position	Bit Name	Function
15 to 0	PMDLn (n = 15 to 0)	Specifies input/output mode of PDLn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port DL mode control register (PMCDL)

The PMCDL register can be read or written in 16-bit units.

When using the higher 8 bits of the PMCDL register as the PMCDLH register and the lower 8 bits as the PMCDLL register, it can be read or written in 8- or 1-bit units.

Figure 15-36: Port DL Mode Control Register (PMCDL)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	At Reset
PMCDL	PMCDL15	PMCDL14	PMCDL13	PMCDL12	PMCDL11	PMCDL10	PMCDL9	PMCDL8	PMCDL7	PMCDL6	PMCDL5	PMCDL4	PMCDL3	PMCDL2	PMCDL1	PMCDL0	FFFFF044H	0000H

Bit Position	Bit Name	Function
15 to 0	PMCDLn (n = 15 to 0)	Specifies operation mode of PDLn pin. 0: Input/output port mode 1: D15 to D0 input/output mode

15.7 Port CS

Port CS is a 3-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-37: Port CS (PCS)

	7	6	5	4	3	2	1	0	Address	At Reset
PCS	0	0	0	PCS4	PCS3	PCS2	0	0	FFFFF008H	00H

Bit Position	Bit Name	Function
7 to 0	PCSn (n = 4 to 2)	Input/output port

Besides functioning as a port, in control mode, this can operate as the chip select signal output when memory is expanded externally.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port CS	PCS4 to PCS2	$\overline{CS2}$ to $\overline{CS4}$	Chip select signal output	E

(2) Setting in input/output mode and control mode

Port CS is set in input/output mode using the port CS mode register (PMCS). In control mode, it is set using the port CS mode control register (PMCCS).

(a) Port CS mode register (PMCS)

This register can be read or written in 8- or 1-bit units.

Figure 15-38: Port CS Mode Register (PMCS)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCS	0	0	0	PMCS4	PMCS3	PMCS2	0	0	FFFFF028H	FFH

Bit Position	Bit Name	Function
7 to 0	PMCSn (n = 4 to 2)	Specifies input/output mode of PCSn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port CS mode control register (PMCCS)

This register can be read or written in 8- or 1-bit units.

Figure 15-39: Port CS Mode Control Register (PMCCS)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCCS	0	0	0	PMCCS4	PMCCS3	PMCCS2	0	0	FFFFF048H	00H

Bit Position	Bit Name	Function
7 to 0	PMCCSn (n = 4 to 2)	Specifies operation mode of PCSn pin 0: Input/output port mode 1: $\overline{CS4}$ to $\overline{CS2}$ output mode

15.8 Port CT

Port CT is an 8-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-40: Port CT (PCT)

	7	6	5	4	3	2	1	0	Address	At Reset
PCT	x	x	x	PCT4	PCT3	PCT2	PCT1	PCT0	FFFFF00AH	00H

Bit Position	Bit Name	Function
7 to 0	PCTn (n = 4 to 0)	Input/output port

Besides functioning as a port, in control mode, this can operate as control signal outputs when memory is expanded externally.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block type
Port CT	PCT0	$\overline{\text{LWR}}$	Write strobe signal output	F
	PCT1	$\overline{\text{UWR}}$		
	PCT4	$\overline{\text{RD}}$	Read strobe signal output	

(2) Setting in input/output mode and control mode

Port CT is set in input/output mode using the port CT mode register (PMCT). In control mode, it is set using the port CT mode control register (PMCCT).

(a) Port CT mode register (PMCT)

This register can be read or written in 8- or 1-bit units.

Figure 15-41: Port CT Mode Register (PMCT)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCT	1	1	1	PMCT4	PMCT3	PMCT2	PMCT1	PMCT0	FFFFF02AH	FFH

Bit Position	Bit Name	Function
7 to 0	PMCTn (n = 4 to 0)	Specifies input/output mode of PCTn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port CT mode control register (PMCCT)

This register can be read or written in 8- or 1-bit units.

Figure 15-42: Port CT Mode Control Register (PMCCT)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCCT	1	1	1	PMCCT4	PMCCT3	PMCCT2	PMCCT1	PMCCT0	FFFFF04AH	00H

Bit Position	Bit Name	Function
4	PMCCT4	Specifies operation mode of PCT4 pin 0: Input/output port mode 1: RD output mode
1	PMCCT1	Specifies operation mode of PCT1 pin 0: Input/output port mode 1: UWR output mode
0	PMCCT0	Specifies operation mode of PCT0 pin 0: Input/output port mode 1: LWR output mode

15.9 Port CM

Port CM is a 2-bit input/output port in which input or output can be specified in 1-bit units.

Figure 15-43: Port CM (PCM)

	7	6	5	4	3	2	1	0	Address	At Reset
PCM	0	0	0	0	0	0	PCM1	PCM0	FFFFF00CH	00H

Bit Position	Bit Name	Function
1, 0	PCM1, PCM0	Input/output port

Besides functioning as a port, in control mode, this can operate as the wait insertion signal input, internal system clock output, and bus hold control signal output.

(1) Operation in control mode

Port		Alternate Pin Name	Remarks	Block Type
Port CM	PCM0	$\overline{\text{WAIT}}$	Wait insertion signal input	G
	PCM1	CLKOUT	Internal system clock output	H

(2) Setting in input/output mode and control mode

Port CM is set in input/output mode using the port CM mode register (PMCM). In control mode, it is set using the port CM mode control register (PMCCM).

(a) Port CM mode register (PMCM)

This register can be read or written in 8- or 1-bit units.

Figure 15-44: Port CM Mode Register (PMCM)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCM	1	1	1	1	1	1	PMCM1	PMCM0	FFFFF02CH	FFH

Bit Position	Bit Name	Function
1, 0	PMCM0, PMCM1	Specifies input/output mode of PCMn pin. 0: Output mode (Output buffer on) 1: Input mode (Output buffer off)

(b) Port CM mode control register (PMCCM)

This register can be read or written in 8- or 1-bit units.

Figure 15-45: Port CM Mode Control Register (PMCCM)

	7	6	5	4	3	2	1	0	Address	At Reset
PMCCM	0	0	0	0	0	0	PMCCM1	PMCCM0	FFFFF04CH	00H

Bit Position	Bit Name	Function
1	PMCCM1	Specifies operation mode of PCM1 pin 0: Input/output port mode 1: CLKOUT output mode
0	PMCCM0	Specifies operation mode of PCM0 pin 0: Input/output port mode 1: $\overline{\text{WAIT}}$ input mode

[MEMO]

Chapter 16 RESET Function

When a low level is input to the $\overline{\text{RESET}}$ pin, there is a system reset and each hardware item of the V850E/ VANStorm is initialized to its initial status.
When the $\overline{\text{RESET}}$ pin changes from low level to high level, reset status is released and the CPU starts program execution. The user has to initialize the contents of various registers as needed within the program.

16.1 Features

- Noise elimination of reset pin (RESET) using analog delay (approx. 60 ns)

16.2 Pin Functions

During a system reset period, most pin output is high impedance (all pins except CLKOUT**Note**, $\overline{\text{RESET}}$, X2, V_{DD5}, V_{SS5}, V_{DD3}, V_{SS3}, CV_{DD}, CV_{SS}, AV_{DD}, AV_{REF}, and AV_{SS} pins).
Thus, if for example memory is extended externally, a pull-up (or pull-down) resistor must be attached to each pin of ports PAL, PAH, PDL, PCS, PCT and PCM. If there are no resistors, the external memory that is connected may be destroyed when these pins become high impedance.
Similarly, perform pin processing so that on-chip peripheral I/O function signal output and output ports are not affected.

Note: In ROM-less mode CLKOUT signals also are output during a reset period. In single-chip mode 0, CLKOUT signals are not output until the PMCCM register is set. The V850E/ VANStorm has a total of 89 on-chip input/output ports (ports 1 to 6, PAH, PAL, PDL, PCS, PCT, PCM). The port configuration is shown below.

Table 16-1 shows the operation status of each pin during a reset period.

Table 16-1: Operation Status of Each Pin During Reset Period

Pin Name		Pin Status	
		In Single-Chip Mode 0	In ROM-Less Mode
$\overline{\text{A0}}$ to A23, D0 to D15, $\overline{\text{CS2}}$ to $\overline{\text{CS4}}$, $\overline{\text{LWR}}$ to $\overline{\text{UWR}}$, $\overline{\text{RD}}$, $\overline{\text{WAIT}}$		Not Available	High impedance
CLKOUT			Operation
Port pins	Ports 1 to 6, PCT2, PCT3	Port Input Mode (Hi-Z)	
	Ports PAL, PAH, PDL, PCM, PCS, PCT0, PCT1, PCT4	Port Input Mode (Hi-Z)	(Control mode)

(1) Reset signal acknowledgment

Figure 16-1: Reset signal acknowledgment



Note: The internal system reset signal continues in active status for a period of at least 4 system clocks after the timing of a reset release by the RESET signal.

(2) Reset at power-on

A reset operation at power-on (power supply application) must guarantee oscillation stabilization time from power-on until reset acknowledgment due to the low level width of the RESET signal.

Figure 16-2: Reset at power-on



16.3 Initialization

Initialize the contents of each register as needed within a program.
Table 16-2 shows the initial values of the CPU and internal RAM after reset. The initial values of on-chip peripheral I/O's after reset can be found in Table 16-2.

Table 16-2: Initial Values of CPU and Internal RAM After Reset

On-Chip Hardware		Register Name	Initial Value After Reset
CPU	Program registers	General-purpose register (r0)	00000000H
		General-purpose registers (r1 to r31)	Undefined
		Program counter (PC)	00000000H
	System registers	Status save registers during interrupt (EIPC, EIPSW)	Undefined
		Status save registers during NMI (FEPC, FEPSW)	Undefined
		Interrupt cause register (ECR)	00000000H
		Program status word (PSW)	00000020H
		Status save registers during CALLT execution (CTPC, CTPSW)	Undefined
		Status save registers during exception/debug trap (DBPC, DBPSW)	Undefined
		CALLT base pointer (CTBP)	Undefined
Internal RAM		-	Undefined

Caution: In the table above, "Undefined" means either undefined at the time of a power-on reset or undefined due to data destruction when $\overline{\text{RESET}}$ ↓ input and data write timing are synchronized. On a $\overline{\text{RESET}}$ ↓ other than this, data is maintained in its previous status.

[MEMO]

Chapter 17 Voltage Regulator

17.1 Outline

The V850E/VANStorm incorporates two regulators to realize a 5-V single power supply, low power consumption, and to reduce noise.
These regulators supply a voltage obtained by stepping down V_{DD} power supply voltage to oscillation blocks and on chip logic circuits (excluding the A/D converter and output buffers). The regulators output voltage is set to 3.3 V.

Figure 17-1: Regulator



17.2 Operation

The V850E/VANStorm's regulators operate in every mode (STOP, IDLE, WATCH, HALT). For stabilization of regulator outputs, it is recommended to connect capacitors to the V_{DD3x} pins and also to the CV_{DD} pin.

[MEMO]

Chapter 18 Internal Voltage Comparator

18.1 Features

- Input voltage comparison by comparator
- The comparator compares an internal reference voltage with an input voltage at the comparator input pin VCMPIN. The comparison result can be read in the interrupt status flag.
- Interrupt generation by comparator
  - The user can define the type of interrupt signal INT or NMI
  - Rising edge or falling edge can be selected
  - External NMI can be passed through from the comparator output pin VCMPOUT
- Comparator threshold and hysteresis are set by external resistors
- Easy detection of low voltage operation

The Figure 18-1 shows a block diagram of the comparator.

Figure 18-1: Block Diagram of Voltage Comparator



18.2 Voltage Comparator Functions

The V850E/ VANStorm device is designed to operate in a wide range of power supply from 3.5 V to 5.5 V. The conditions with respect to the operating voltages V_{DD}/AV_{DD} conforms to the following specification:

Table 18-1: Power Supply Voltage Operating Modes

Supply Voltage Range	Operating Mode
4.5 V – 5.5 V	Full operation
4.0 V – 4.5 V	Reduced accuracy of A/D converter, low operation frequency (PLL off)
3.5 V – 4.0 V	Only watch or stop mode available

- In the voltage range from 4.5 V to 5.5 V the operation of CPU and all internal peripherals is guaranteed.
- In the voltage range from 4.0 V to 4.5 V a reduced accuracy of the internal peripheral A/D converter is assumed, low operation frequency.
- In the voltage range from 3.5 V to 4.0 V only watch mode/stop mode operates. The A/D converter does not work at this range. The I/O-driver circuits are assumed to have reduced driving capabilities.

Caution: As the clock of the Operating System Timer is derived from the system clock, it might be necessary to adapt the operating system timer settings when entering and leaving the low frequency operating mode.

For easy detection of low voltage operation (V_{DD}/AV_{DD} < 4 V) a comparator circuit is integrated in the VANStorm device. An interrupt is generated if the power supply drops below a threshold; this interrupt can be used by ISR to set microcontroller to low frequency operating mode. The **operating frequency needs to be switched to the lower frequency by the CPU**, otherwise a correct operation below 4.5 V can not be guaranteed.

The comparator threshold and hysteresis are set by three external resistors:

Figure 18-2: Internal Voltage Comparator



The threshold has to be set to a voltage above 4.5 V to guarantee the frequency change within the time the supply voltage drops below 4.5 V. The minimum threshold therefore depends on the maximal speed the supply voltage drops down and it depends on the execution time of the interrupt service routine.

18.2.1 Internal voltage comparator control register (VCMPM)

The VCMPN0 register is an 8-bit register, which defines the operation mode of the internal voltage comparator. This register can be read/ written in 8- or 1-bit units.

	7	6	5	4	3	2	1	0	Address	At Reset
VCMPM	VCEN	NSOCE	EFBK	0	EDN1	EDN0	EDM1	EDM0	FFFFF860H	00H

Bit Name	Function
VCEN	Voltage Comparator Enable Enables or disables internal voltage comparator. 0: Disabled 1: Enabled
NSOCE	NMI Source Selects NMI source. 0: NMI from external pin input 1: NMI from internal voltage comparator **Note:** Once set this bit to 0, reset signal only make this bit to 0.
EFBK	Enable Feedback Enables or disables comparator feedback. 0: Disabled 1: Enabled
EDN1, EDN0	Edge detect control for NMI

EDN1	EDN0	Detect Mode
0	0	No detect
0	1	Positive edge
1	0	Negative edge
1	1	Both edges

Bit Name	Function
EDM1, EDM0	Edge detect control for INT

EDM1	EDM0	Toggle Mode
0	0	No detect
0	1	Positive edge
1	0	Negative edge
1	1	Both edges

Chapter 19 Flash Memory

The V850E/ VANStorm provides a 256 KB flash memory. An instruction fetch from the flash memory takes one clock.
The flash memory can be programmed using a dedicated flash writer. Furthermore this product has a Selfprogramming mode, which allows to program the flash memory by control of the application without any dedicated writer.

The following can be considered as the development environment and the application using a flash memory:

- Software can be altered after the µPD76F0018 is solder mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.
- Alter the software in the field using the Selfprogramming option.

19.1 Features

- 4-byte (1-word) access in 1 clock (instruction fetch access)
- Entire flash memory is divided into 2 areas, which can be erased separately
  - Area 0: 128 K
  - Area 1: 128 K
- Communication through serial interfaces (CSI0) from the dedicated flash writer
- Erase/write voltage: V_{PP} = 7.8 V
- On-board programming using flash writer
- Selfprogramming mode
- After erase flash memory becomes FFFFFFFFH

19.2 Writing by Flash writer

Writing can be performed either on-board or off-board by the dedicated flash writer.

(1) On-board programming

The contents of the flash memory is rewritten after the µPD76F0018 is mounted on the target system. It has to be ensured that the signals required for programming are made available to the flash writer.

(2) Off-board programming

Writing to a flash memory is performed using a dedicated programming adapter (PA board), etc., before mounting the µPD76F0018 onto the target system.

19.3 Programming Environment

The following diagram shows the environment required for writing programs to the flash memory.

Figure 19-1: Programming Environment in Conjunction with External Flash Writer



A host machine can be used to control the flash writer.
CSI0 is used as the interface between the flash writer and the µPD76F0018 to perform writing, erasing, etc. A programming adapter board is required for off-board writing.

19.4 Communication System

The communication between the dedicated flash writer and the µPD76F0018 is performed by serial communication using CSI.

(1) CSI

Transfer rate: up to 1.0 Mbps (MSB first)

Figure 19-2: Flash Writer Communication via CSI0



Note: The supply of operating clock from the flash writer to the µPD76F0018 is not mandatory. Like in normal operating mode, the VANStorm may also operate in flash memory programming mode with a target system clock, e.g. a crystal or resonator connected to X1, X2 pins. In such case do not connect the CLKOUT signal from the flash writer.

19.5 Flash Programming Circuitry

The following schematic shows the minimal circuitry. The circuitry incorporates a low-dropout voltage regulator (µPC29S78) as well as flash writer support. If the device is not used for Selfprogramming the V_{PP0}/V_{PP1} pins have to be connected via a pull down resistor to ground and the voltage regulator (µPC29S78) can be removed.

Figure 19-3: Application Example for Flash Selfprogramming



19.6 Pin Handling

When performing on-board writing, all required signals on the target system have to be made accessible to the dedicated flash writer. Also, it has to be ensured that the modes are set correctly and the V_{PP0}/V_{PP1} signal, which is required to enter the programming mode can be controlled by the flash writer. In flash memory programming mode, all pins not required for the flash memory programming, remain in the same status as immediately after reset.

19.6.1 V_{PP0}/V_{PP1} pins

In the normal operation mode, 0 V is input to both V_{PP0} and V_{PP1} pins. In the flash memory programming mode, 7.8 V writing voltage is supplied to both V_{PP0} and V_{PP1} pins. The following figure shows an example of the connection of V_{PP0}/V_{PP1} pins.

Figure 19-4: Pin Handling of V_{PP0}/V_{PP1} pins



19.6.2 Serial interface pins

The following shows the pins used by the serial interface.

Serial Interface	Pins Used
CSI0	SO0,SI0,$\overline{SCK0}$

When connecting a dedicated flash writer to a serial interface pin, which is connected to other devices on-board, care should be taken to avoid the conflict of signals and the malfunction of other devices, etc.

(1) Conflict of signals

When connecting a flash writer (output) to a serial interface pin (input) which is connected to another device (output), conflict of signals may happen. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the high-impedance status.

Figure 19-5: Conflict between Flash Writer and Other Output Pin



(2) Malfunction of the other device

When connecting a flash writer (output or input) to a serial interface pin (input or output) connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.

Figure 19-6: Malfunction of Other Input Pins



Isolate the signal on the other device input side in flash memory programming mode in case the µPD76F0018 output signal affects the other device input



Isolate the signal on the other device input side in flash memory programming mode in case the flash writer output signal affects the other device input

19.6.3 $\overline{\text{RESET}}$ pin

When connecting the reset signals of the dedicated flash writer to the $\overline{\text{RESET}}$ pin which is connected to the reset signal generation circuit on-board, conflict of signals may happen. To avoid the conflict of signals, isolate the connection to the reset signal generation circuit.
When reset signal is input from the user system during the flash memory programming mode, programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash writer.

Figure 19-7: Conflict between Flash Writer Reset Line and Reset Signal Generation Circuit



In the flash memory programming mode, the signal that the reset signal generation circuit outputs conflicts with the signal that the flash writer outputs. Therefore, isolate the signals on the reset signal generation circuit side.

19.6.4 NMI pin

Do not change the input signal to the NMI pin during the flash memory programming mode. If the NMI pin is changed during the flash memory programming mode, the programming may not be performed correctly.

19.6.5 MODE pin

To switch to the flash memory programming mode, change MODE0 through MODE2 accordingly with jumpers, etc., apply writing voltage to V_{PP0}/V_{PP1} pins, and release the reset.

19.6.6 Port pins

When the flash memory programming mode is set, all the port pins except the pins which communicate with the dedicated flash writer become high-impedance status. The treatment of these port pins is not necessary.

19.6.7 Other signal pins

Connect X1, X2, CKSEL, CLOCKIN, IC, VCMPIN, VCMPOUT, and AV_{REF} to the same status as that in the normal operation mode.

19.6.8 Power supply

Provide the same power supply (V_{DD50} to V_{DD54}, V_{SS5} to V_{SS55}, V_{DD30} to V_{DD33}, V_{SS30} to V_{SS33}, AV_{DD}, AV_{SS}, CV_{DD}, CV_{SS}) as that in normal operation mode.

19.7 Programming Method

19.7.1 Flash memory control

To manipulate the flash memory the VANStorm has to operate in a special flash memory programming mode. This mode can be entered either by applying the programming voltage of 7.8 V to the V_{PP0}/V_{PP1} before the reset is release or by entering the Selfprogramming mode.

The following figure shows the procedure for manipulating the flash memory.

Figure 19-8: Flow Chart of Flash Memory Manipulation



19.7.2 Selection of communication mode

In the VANStorm as well as for other V850 family devices, a communication system is selected by inputting pulses (16 pulses max.) to V_{PP0} pin after switching to the flash memory programming mode.
The V_{PP0} pulses are generated by the dedicated flash writer.
The following table shows the relation between the number of pulses and the communication systems.

Table 19-1: List of Communication Systems

VPP pulse	Communication System	Remarks
0	CSI0	µPD76F0018 performs slave operation, MSB first
Others	(reserved)	Setting prohibited

19.8 Selfprogramming Mode

The flash Selfprogramming feature allows user to reprogram the flash contents by a user application program, without the necessity of an external flash writer.
This feature allows an update of the application with only on-board resources and a user defined communication interface.

Figure 19-9: Configuration in Selfprogramming Mode



In order to operate flash Selfprogramming, flash Selfprogramming libraries are prepared for user.

Following operations to the flash memory are supported by libraries.

- Initialize
- Blank Check
- Erase
- Write
- Verify
- Blank check
- Vpp Voltage Check
- Create Signature
- Check Signature
- Swap Area
- Check Area

For further details please refer to the following document:

- Application Note - Self-Programming
  32-/16-bit Single-Chip Microcontroller -- Self-Programming Library

19.9 Secure Selfprogramming

19.9.1 General description

A flash memory area can only be erased as a whole. If parts of the lower flash area have to be updated, the complete flash memory has to be erased. This bears the risk that a problem during Selfprogramming, particularly a power failure, leaves the device without any valid program for start-up.
To overcome those limitations VANStorm features a method which is called “secure Selfprogramming”. By using “secure Selfprogramming”, it is always ensured that a valid boot program is available in the flash memory. This is achieved by enabling the user to select which of the two flash areas is mapped at address 0 and therefore accessed after reset, thus ensuring that the boot program located in this area is executed.

This selection is done by creating a signature at address 1000H or 21000H, depending on which area should become the one located at address 0. Directly after reset, the device determines which area contains a valid signature and maps this area to address 0.

19.9.2 Signature Structure

The library provides a function to create a signature in either one of the two areas. It is located within the user address space of the flash memory. The signature structure was chosen in a way to ensure that no user data can be mistakenly interpreted as a signature. This is achieved by a different usage of internal structures of the flash memory.

19.9.3 Secure Selfprogramming flow

A reprogramming of the flash memory starts with an erase of the upper area. After a successful erase, the boot program has to be written to the upper area. The boot program can be a copy, but can also be modified. Afterwards a signature is created in the upper area, indicating that this area contains a valid boot program. The signature which is found in the lower area is destroyed by writing a 00000000H to this address, and the areas are swapped, ensuring that the copied boot program is now located at address 0. This is followed by an erase of the area, which became the upper one still containing the old boot program and an invalid signature. After completion of the erase operation, the flash memory contains now only the boot program, so that the new application program can be written.

The flow looks as follows:

- Erase upper area
- Copy boot program from lower area to upper area
- Create signature in upper area
- Kill signature in lower area
- Swap area so that the lower area becomes the upper and vice versa
- Erase the upper area (which was formerly the lower)
- Write new application program to the flash memory

Figure 19-10: Secure Selfprogramming Flow (1/2)



Figure 19-10: Secure Selfprogramming Flow (2/2)



19.9.4 Advantages of Secure Selfprogramming

- A boot program is always available, thus ensuring that the device can always be reprogrammed.
- The size of the boot block is not fixed. All sizes up to 128 KB are supported.
- It is possible to update the boot program using the secure mechanisms.

[MEMO]

Appendix A Instruction Set List

A.1 Convention

(a) Register symbols used to describe operands

Register Symbol	Explanation
reg1	General registers: Used as source registers
reg2	General registers: Used mainly as destination registers. Also used as source register in some instructions.
reg3	General registers: Used mainly to store the remainders of division results and the higher order 3 bits of multiplication results.
bit#3	33-bit data for specifying the bit number
immX	X bit immediate data
dispX	X bit displacement data
regID	System register number
vector	5-bit data that specifies the trap vector (00H to 1FH)
cccc	4-bit data that shows the conditions code
sp	Stack pointer (SP)
ep	Element pointer (r30)
listX	X item register list

(b) Register symbols used to describe opcodes

Register Symbol	Explanation
R	1-bit data of a code that specifies reg1 or regID
r	1-bit data of the code that specifies reg2
w	1-bit data of the code that specifies reg3
d	1-bit displacement data
I	1-bit immediate data (indicates the higher bits of immediate data)
i	1-bit immediate data
cccc	4-bit data that shows the condition codes
CCCC	4-bit data that shows the condition codes of Bcond instruction
bbb	3-bit data for specifying the bit number
L	1-bit data that specifies a program register in the register list
S	1-bit data that specifies a system register in the register list

(c) Register symbols used in operation

Register Symbol	Explanation
¨	Input for
GR [ ]	General register
SR [ ]	System register
zero-extend (n)	Expand n with zeros until word length.
sign-extend (n)	Expand n with signs until word length.
load-memory (a, b)	Read size b data from address a.
store-memory (a, b, c)	Write data b into address a in size c.
load-memory-bit (a, b)	Read bit b of address a.
store-memory-bit (a, b, c)	Write c to bit b of address a.
saturated (n)	Execute saturated processing of n (n is a 2's complement). If, as a result of calculations, n ≥ 7FFFFFFFH, let it be 7FFFFFFFH. n ≤ 80000000H, let it be 80000000H.
result	Reflects the results in a flag.
Byte	Byte (8 bits)
Half-word	Half word (16 bits)
Word	Word (32 bits)
+	Addition
–	Subtraction
ll	Bit concatenation
×	Multiplication
÷	Division
%	Remainder from division results
AND	Logical product
OR	Logical sum
XOR	Exclusive OR
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(d) Register symbols used in an execution clock

Register Symbol	Explanation
I	If executing another instruction immediately after executing the first instruction (issue).
r	If repeating execution of the same instruction immediately after executing the first instruction (repeat).
l	If using the results of instruction execution in the instruction immediately after the execution (latency).

(e) Register symbols used in flag operations

Identifier	Explanation
(Blank)	No change
0	Clear to 0
X	Set or cleared in accordance with the results.
R	Previously saved values are restored.

(f) Condition codes

Condition Name (cond)	Condition Code (cccc)	Condition Formula	Explanation
V	0 0 0 0	OV = 1	Overflow
NV	1 0 0 0	OV = 0	No overflow
C/L	0 0 0 1	CY = 1	Carry Lower (Less than)
NC/NL	1 0 0 1	CY = 0	No carry Not lower (Greater than or equal)
Z/E	0 0 1 0	Z = 1	Zero Equal
NZ/NE	1 0 1 0	Z = 0	Not zero Not equal
NH	0 0 1 1	(CY or Z) = 1	Not higher (Less than or equal)
H	1 0 1 1	(CY or Z) = 0	Higher (Greater than)
N	0 1 0 0	S = 1	Negative
P	1 1 0 0	S = 0	Positive
T	0 1 0 1	—	Always (Unconditional)
SA	1 1 0 1	SAT = 1	Saturated
LT	0 1 1 0	(S xor OV) = 1	Less than signed
GE	1 1 1 0	(S xor OV) = 0	Greater than or equal signed
LE	0 1 1 1	((S xor OV) or Z) = 1	Less than or equal signed
GT	1 1 1 1	((S xor OV) or Z) = 0	Greater than signed

A.2 Instruction Set (In Alphabetical Order)

(1/4)

Mnemonic	Operand	Opcode	Operation		Execution Clock i	Execution Clock r	Execution Clock l	CY	OV	S	Z	SAT
ADD	reg1,reg2	rrrrr001110RRRRR	GR[reg2]←GR[reg2] + GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010010iiiii	GR[reg2]←GR[reg2] + sign-extend(imm5)		1	1	1	×	×	×	×	
ADDI	imm16,reg1,reg2	rrrrr110000RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1] + sign-extend(imm16)		1	1	1	×	×	×	×	
AND	reg1,reg2	rrrrr001010RRRRR	GR[reg2]←GR[reg2] AND GR[reg1]		1	1	1		0	×	×	
ANDI	imm16,reg1,reg2	rrrrr110110RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1] AND zero-extend(imm16)		1	1	1		0	0	×	×
Bcond	disp9	ddddd1011dddcccc Note 1	if conditions are satisfied then PC←PC+sign-extend(disp9)	When conditions are satisfied	2 Note 2	2 Note 2	2 Note 2					
				When conditions are not satisfied	1	1	1					
BSH	reg2,reg3	rrrrr11111100000 wwwww01101000010	GR[reg3]←GR[reg2] (23 : 16) ll GR[reg2] (31 : 24) ll GR[reg2] (7 : 0) ll GR[reg2] (15 : 8)		1	1	1	×	0	×	×	
BSW	reg2,reg3	rrrrr11111100000 wwwww01101000000	GR[reg3]←GR[reg2] (7 : 0) ll GR[reg2] (15 : 8) ll GR[reg2] (23 : 16) ll GR[reg2] (31 : 24)		1	1	1	×	0	×	×	
CALLT	imm6	0000001000iiiii	CTPC←PC + 2(return PC) CTPSW←PSW adr←CTBP+zero-extend(imm6 logically shift left by 1) PC←CTBP+zero-extend(Load-memory(adr,Half-word))		4	4	4					
CLR1	bit#3, disp16[reg1]	10bbb111110RRRRR dddddddddddddddd	adr←GR[reg1] + sign-extend(disp16) Z flag←Not(Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,0)		3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100100	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,0)		3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc,imm5,reg2, reg3	rrrrr111111iiiii wwwww011000cccc0	if conditions are satisfied then GR[reg3]←sign-extended(imm5) else GR[reg3]←GR[reg2]		1	1	1					
	cccc,reg1,reg2, reg3	rrrrr111111RRRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3]←GR[reg1] else GR[reg3]←GR[reg2]		1	1	1					
CMP	reg1,reg2	rrrrr001111RRRRR	result←GR[reg2] – GR[reg1]		1	1	1	×	×	×	×	
	imm5,reg2	rrrrr010011iiiii	result←GR[reg2] – sign-extend(imm5)		1	1	1	×	×	×	×	
CTRET		0000011111100000 0000000101000100	PC←CTPC PSW←CTPSW		3	3	3	R	R	R	R	R
DBRET		0000011111100000 0000000101000110	PC←DBPC PSW←DBPSW		3	3	3	R	R	R	R	R
DBTRAP		1111100001000000	DBPC←PC + 2 (returned PC) DBPSW←PSW PSW.NP←1 PSW.EP←1 PSW.ID←1 PC←00000060H		3	3	3					
DI		0000011111100000 0000000101100000	PSW.ID←1		1	1	1					
DISPOSE	imm5,list12	0000011001iiiiiL LLLLLLLLLLL00000	sp←sp + zero-extend(imm5 logically shift left by 2) GR[reg in list12]←Load-memory(sp,Word) sp←sp + 4 repeat 2 steps above until all regs in list12 are loaded		N+1 Note 4	N+1 Note 4	N+1 Note 4					
	imm5,list12,[reg1]	0000011001iiiiiL LLLLLLLLLLLRRRRR Note 5	sp←sp + zero-extend(imm5 logically shift left by 2) R[reg in list12]←Load-memory(sp,Word) sp←sp + 4 repeat 2 steps above until all regs in list12 are loaded PC←GR[reg1]		N+3 Note 4	N+3 Note 4	N+3 Note 4					
DIV	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000000	GR[reg2]←GR[reg2] ÷ GR[reg1] GR[reg3]←GR[reg2] % GR[reg1]		35	35	35					
DIVH	reg1,reg2	rrrrr000010RRRRR	GR[reg2]←GR[reg2] ÷ GR[reg1]Note 6		35	35	35		×	×	×	
	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000000	GR[reg2]←GR[reg2] ÷ GR[reg1]Note 6 GR[reg3]←GR[reg2] % GR[reg1]		35	35	35		×	×	×	
DIVHU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2]←GR[reg2] ÷ GR[reg1]Note 6 GR[reg3]←GR[reg2] % GR[reg1]		34	34	34		×	×	×	
DIVU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01011000010	GR[reg2]←GR[reg2] ÷ GR[reg1] GR[reg3]←GR[reg2] % GR[reg1]		34	34	34		×	×	×	
EI		1000011111100000 0000000101100000	PSW.ID←0		1	1	1					

(2/4)

Mnemonic	Operand	Opcode	Operation		Execution Clock			Flags				
					i	r	l	CY	OV	S	Z	SAT
HALT		0000011111100000 0000000100100000	Stop		1	1	1					
HSW	reg2,reg3	rrrrr11111100000 wwwww01101000100	GR[reg3]←GR[reg2](15 : 0) ll GR[reg2] (31 : 16)		1	1	1	×	0	×	×	
JARL	disp22,reg2	rrrrr11110dddddd ddddddddddddddd0 **Note 7**	GR[reg2]←PC + 4 PC←PC + sign-extend(disp22)		2	2	2					
JMP	[reg1]	00000000011RRRRR	PC←GR[reg1]		3	3	3					
JR	disp22	0000011110dddddd ddddddddddddddd0 **Note 7**	PC←PC + sign-extend(disp22)		2	2	2					
LD.B	disp16[reg1],reg2	rrrrr111000RRRRR ddddddddddddddd	adr←GR[reg1] + sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Byte))		1	1	**Note 11**					
LD.BU	disp16[reg1],reg2	rrrrr11110bRRRRR ddddddddddddd1 **Notes 8, 10**	adr←GR[reg1] + sign-extend(disp16) GR[reg2]←zero-extend(Load-memory(adr,Byte))		1	1	**Note 11**					
LD.H	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd0 **Note 8**	adr←GR[reg1] + sign-extend(disp16) GR[reg2]←sign-extend(Load-memory(adr,Half-word))		1	1	**Note 11**					
LDSR	reg2,regID	rrrrr111111RRRRR 0000000000100000 **Note 12**	SR[regID]←GR[reg2]	Other than regID = PSW	1	1	1					
				regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1],reg2	rrrrr111111RRRRR ddddddddddddddd1 **Note 8**	adr←GR[reg1]+sign-exend(disp16) GR[reg2]←zero-extend(Load-memory(adr,half-word)		1	1	**Note 11**					
LD.W	disp16[reg1],reg2	rrrrr111001RRRRR ddddddddddddddd1 **Note 8**	adr←GR[reg1] + sign-exend(disp16) GR[reg2]←Load-memory(adr,Word)		1	1	**Note 9**					
MOV	reg1,reg2	rrrrr000000RRRRR	GR[reg2]←GR[reg1]		1	1	1					
	imm5,reg2	rrrrr010000iiiii	GR[reg2]←sign-extend(imm5)		1	1	1					
	imm32,reg1	00000110001RRRRR iiiiiiiiiiiiiiii iiiiiiiiiiiiiiii	GR[reg1]←imm32		2	2	2					
MOVEA	imm16,reg1,reg2	rrrrr110001RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1] + sign-extend(imm16)		1	1	1					
MOVHI	imm16,reg1,reg2	rrrrr110010RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1] + (imm16 ll 0^{16})		1	1	1					
MUL	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01000100000	GR[reg3] ll GR[reg2]←GR[reg2] × GR[reg1]		1	2 **Note 14**	2					
	imm9,reg2,reg3	rrrrr111111iiiii wwwww01001IIII00 **Note 13**	GR[reg3] ll GR[reg2]←GR[reg2] × sign-extend(imm9)		1	2 **Note 14**	2					
MULH	reg1,reg2	rrrrr000111RRRRR	GR[reg2]←GR[reg2]**Note 6** × GR[reg1]**Note 6**		1	1	2					
	imm5,reg2	rrrrr010111iiiii	GR[reg2]←GR[reg2]**Note 6** × sign-extend(imm5)		1	1	2					
MULHI	imm16,reg1,reg2	rrrrr110111RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1]**Note 6** × imm16		1	1	2					
MULU	reg1,reg2,reg3	rrrrr111111RRRRR wwwww01000100010	GR[reg3] ll GR[reg2]←GR[reg2]xGR[reg1]		1	2 **Note 14**	2					
	imm9,reg2,reg3	rrrrr111111iiiii wwwww01001IIII10 **Note 13**	GR[reg3] ll GR[reg2]←GR[reg2]xzero-extend(imm9)		1	2 **Note 14**	2					
NOP		0000000000000000	Pass at least one clock cycle doing nothing.		1	1	1					
NOT	reg1,reg2	rrrrr000001RRRRR	GR[reg2]←NOT(GR[reg1])		1	1	1		0	×	×	
NOT1	bit#3,disp16[reg1]	01bbb111110RRRRR ddddddddddddddd	adr←GR[reg1]+sign-extend(disp16) Z flag←Not(Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,Z flag)		3 **Note 3**	3 **Note 3**	3 **Note 3**				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100010	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,Z flag)		3 **Note 3**	3 **Note 3**	3 **Note 3**				×	
OR	reg1,reg2	rrrrr001000RRRRR	GR[reg2]←GR[reg2]OR GR[reg1]		1	1	1		0	×	×	
ORI	imm16,reg1,reg2	rrrrr110100RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1]OR zero-extend(imm16)		1	1	1		0	×	×	

(3/4)

Mnemonic	Operand	Opcode	Operation	Execution Clock			Flags				
				i	r	l	CY	OV	S	Z	SAT
PREPARE	list12,imm5	0000011110iiiiiL LLLLLLLLLL00001	Store-memory(sp – 4,GR[reg in list12],Word) sp←sp – 4 repeat 1 step above until all regs in list12 are stored sp←sp – zero-extend(imm5)	n+1 Note 4	n+1 Note 4	n+1 Note 4					
	list12,imm5, sp/imm Note 15	0000011110iiiiiL LLLLLLLLLLff011 imm16/imm32 Note 16	Store-memory(sp – 4,GR[reg in list12],Word) sp←sp – 4 repeat 1 step above until all regs in list12 are stored sp←sp – zero-extend(imm5) ep←sp/imm	n+2 Note 4 Note 17	n+2 Note 4 Note 17	n+2 Note 4 Note 17					
RETI		0000001111100000 0000000101000000	if PSW.EP=1 then PC ←EIPC PSW ←EIPSW else if PSW.NP=1 then PC ←FEPC PSW ←FEPSW else PC←EIPC PSW ←EIPSW	3	3	3	R	R	R	R	R
SAR	reg1,reg2	rrrrr111111RRRRR 0000000010100000	GR[reg2]←GR[reg2] arithmetically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010101iiiii	GR[reg2]←GR[reg2] arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc,reg2	rrrrr1111110cccc 0000001000000000	if conditions are satisfied then GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000001H else GR[reg2]←(GR[reg2]Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1,reg2	rrrrr000110RRRRR	GR[reg2]←saturated(GR[reg2]+GR[reg1])	1	1	1	×	×	×	×	×
	imm5,reg2	rrrrr010001iiiii	GR[reg2]←saturated(GR[reg2]+sign-extend(imm5)	1	1	1	×	×	×	×	×
SATSUB	reg1,reg2	rrrrr000101RRRRR	GR[reg2]←saturated(GR[reg2]–GR[reg1])	1	1	1	×	×	×	×	×
SATSUBI	imm16,reg1,reg2	rrrrr110011RRRRR iiiiiiiiiiiiiiii	GR[reg2]←saturated(GR[reg1]–sign-extend(imm16)	1	1	1	×	×	×	×	×
SATSUBR	reg1,reg2	rrrrr000100RRRRR	GR[reg2]←saturated(GR[reg1]–GR[reg2])	1	1	1	×	×	×	×	×
SETF	cccc,reg2	rrrrr1111110cccc 0000000000000000	If conditions are satisfied then GR[reg2]←00000001H else GR[reg2]←00000000H	1	1	1					
SET1	bit#3,disp16[reg1]	00bbb111110RRRRR dddddddddddddddd	adr←GR[reg1] + sign-extend(disp16) Z flag←Not (Load-memory-bit(adr,bit#3)) Store-memory-bit(adr,bit#3,1)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2,[reg1]	rrrrr111111RRRRR 0000000011100000	adr←GR[reg1] Z flag←Not(Load-memory-bit(adr,reg2)) Store-memory-bit(adr,reg2,1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1,reg2	rrrrr111111RRRRR 0000000011000000	GR[reg2]←GR[reg2] logically shift left by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010110iiiii	GR[reg2]←GR[reg2] logically shift left by zero-extend(imm5)	1	1	1	×	0	×	×	
SHR	reg1,reg2	rrrrr111111RRRRR 0000000010000000	GR[reg2]←GR[reg2] logically shift right by GR[reg1]	1	1	1	×	0	×	×	
	imm5,reg2	rrrrr010100iiiii	GR[reg2]←GR[reg2] logically shift right by zero-extend(imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep],reg2	rrrrr0110ddddddd	adr←ep + zero-extend(disp7) GR[reg2]←sign-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.BU	disp4[ep],reg2	rrrrr0000110dddd Note 18	adr←ep + zero-extend(disp4) GR[reg2]←zero-extend(Load-memory(adr,Byte))	1	1	Note 9					
SLD.H	disp8[ep],reg2	rrrrr1000ddddddd Note 19	adr←ep + zero-extend(disp8) GR[reg2]←sign-extend(Load-memory(adr,Half-word))	1	1	Note 9					
SLD.HU	disp5[ep],reg2	rrrrr0000111dddd Notes 18, 20	adr←ep+zero-extend(disp5) GR[reg2]←zero-extend(Load-memory(adr,Half-word))	1	1	Note 9					
SLD.W	disp8[ep],reg2	rrrrr1010ddddddd0 Note 21	adr←ep + zero-extend(disp8) GR[reg2]←Load-memory(adr,Word)	1	1	Note 9					
SST.B	reg2,disp7[ep]	rrrrr0111ddddddd	adr←ep + zero-extend(disp7) Store-memory(adr,GR[reg2],Byte)	1	1	1					
SST.H	reg2,disp8[ep]	rrrrr1001ddddddd Note 19	adr←ep + zero-extend(disp8) Store-memory(adr,GR[reg2],Half-word)	1	1	1					
SST.W	reg2,disp8[ep]	rrrrr1010ddddddd1 Note 21	adr←ep + zero-extend(disp8) Store-memory(adr,GR[reg2],Word)	1	1	1					
ST.B	reg2,disp16[reg1]	rrrrr111010RRRRR dddddddddddddddd	adr←GR[reg1] + sign-extend(disp16) Store-memory(adr,GR[reg2],Byte)	1	1	1					
ST.H	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd0 Note 8	adr←GR[reg1] + sign-extend(disp16) Store-memory (adr,GR[reg2], Half-word)	1	1	1					

(4/4)

Mnemonic	Operand	Opcode	Operation	Execution Clock			Flags				
				i	r	l	CY	OV	S	Z	SAT
ST.W	reg2,disp16[reg1]	rrrrr111011RRRRR ddddddddddddddd1 **Note 8**	adr←GR[reg1] + sign-extend(disp16) Store-memory (adr,GR[reg2], Word)	1	1	1					
STSR	regID,reg2	rrrrr111111RRRRR 0000000001000000	GR[reg2]←SR[regID]	1	1	1					
SUB	reg1,reg2	rrrrr001101RRRRR	GR[reg2]←GR[reg2]–GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1,reg2	rrrrr001100RRRRR	GR[reg2]←GR[reg1]–GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	00000000010RRRRR	adr←(PC+2) + (GR [reg1] logically shift left by 1) PC←(PC+2) + (sign-extend (Load-memory (adr,Half-word))) logically shift left by 1	5	5	5					
SXB	reg1	00000000101RRRRR	GR[reg1]←sign-extend (GR[reg1] (7 : 0))	1	1	1					
SXH	reg1	00000000111RRRRR	GR[reg1]←sign-extend (GR[reg1] (15 : 0))	1	1	1					
TRAP	vector	00000111111iiiii 0000000100000000	EIPC←PC+4 (Return PC) EIPSW←PSW ECR.EICC←Interrupt Code PSW.EP←1 PSW.ID←1 PC←00000040H (when vector is 00H to 0FH) 00000050H (when vector is 10H to 1FH)	3	3	3					
TST	reg1,reg2	rrrrr001011RRRRR	result←GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3,disp16[reg1]	11bbb111110RRRRR ddddddddddddddd	adr←GR[reg1] + sign-extend(disp16) Z flag←Not (Load-memory-bit (adr,bit#3))	3 **Note 3**	3 **Note 3**	3 **Note 3**				×	
	reg2, [reg1]	rrrrr111111RRRRR 0000000011100110	adr←GR[reg1] Z flag←Not (Load-memory-bit (adr,reg2))	3 **Note 3**	3 **Note 3**	3 **Note 3**				×	
XOR	reg1,reg2	rrrrr001001RRRRR	GR[reg2]←GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16,reg1,reg2	rrrrr110101RRRRR iiiiiiiiiiiiiiii	GR[reg2]←GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRRR	GR[reg1]←zero-extend (GR[reg1] (7 : 0))	1	1	1					
ZXH	reg1	00000000110RRRRR	GR[reg1]←zero-extend (GR[reg1] (15 : 0))	1	1	1					

Notes:
1. ddddddddd: Higher 8 bits of disp9.
2. 3 clocks if the final instruction includes PSW write access.
3. If there is no wait state (3 + the number of read access wait states).
4. n is the total number of list X load registers. (According to the number of wait states. Also, if there are no wait states, n is the number of list X registers.)
5. RRRRR: other than 00000.
6. The lower half word data only are valid.
7. ddddddddddddddddddddddd: The higher 21 bits of disp22.
8. ddddddddddddddd: The higher 15 bits of disp16.
9. According to the number of wait states (1 if there are no wait states).
10. b: bit 0 of disp16.
11. According to the number of wait states (2 if there are no wait states).
12. In this instruction, for convenience of mnemonic description, the source register is made reg2, but the reg1 field is used in the opcode. Therefore, the meaning of register specification in the mnemonic description and in the opcode differs from other instructions.
rrrrr= regID specification
RRRRR= reg2 specification
13. iiiii: Lower 5 bits of imm9.
IIII: Lower 4 bits of imm9.
14. In the case of reg2 = reg3 (the lower 32 bits of the results are not written in the register) or reg3 = r0 (the higher 32 bits of the results are not written in the register), shortened by 1 clock.
15. sp/imm: specified by bits 19 and 20 of the sub-opcode.

16. `ff = 00`: Load sp in ep.
`10`: Load sign expanded 16-bit immediate data (bits 47 to 32) in ep.
`11`: Load 32-bit immediate data (bits 63 to 32) in ep.
17. If imm = imm32, n + 3 clocks.
18. `rrrrr` : Other than 00000.
19. `ddddddd`: Higher 7 bits of disp8.
20. `dddd`: Higher 4 bits of disp5.
21. `dddddd`: Higher 6 bits of disp8.

Appendix B Index

D

E

F

NEC

Facsimile Message

From:

Name

Company

Tel. FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America
NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

Europe
NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

South America
NEC do Brasil S.A.
Fax: +55-11-6465-6829

Hong Kong, Philippines, Oceania
NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Korea
NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Taiwan
NEC Electronics Taiwan Ltd.
Fax: 02-2719-5951

Asian Nations except Philippines
NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Japan
NEC Semiconductor Technical Hotline
Fax: 044-548-7900

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	☐	☐	☐	☐
Technical Accuracy	☐	☐	☐	☐
Organization	☐	☐	☐	☐