Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 41398

256K x 1 Bit Dynamic RAM with Page/Nibble Mode

FEATURES

Performance range

| | trac | tcac | t _{RC} |
|---------------|-------|------|-----------------|
| KM41256/7A-10 | 100ns | 50ns | 200ns |
| KM41256/7A-12 | 120ns | 60ns | 230ns |
| KM41256/7A-15 | 150ns | 75ns | 260ns |

- Page Mode capability-KM41256A
- Nibble Mode capability-KM41257A
- CAS before RAS refresh capability
- RAS-only and Hidden Refresh capability
- · TTL compatible inputs and output
- Common I/O using early write
- Single +5V±10% power supply
- 256 cycle/4ms refresh
- JEDEC standard pinout in 16-pin plastic DIP, 18 lead PLCC and 16-pin plastic ZIP.

DESCRIPTION

The KM41256/7A is a fully decoded NMOS Dynamic Random Access Memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as computer memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The KM41256'A features page mode which allows high speed random access of memory cells within the same row. The KM41257A features nibble mode which allows high speed serial access of up to 4 bits of data. CASbefore RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only refresh. Multiplexed row and column address inputs permit the KM41256/7A to be housed in a JEDEC standard 16-pin


The KM41256/7A is fabricated using Samsung's advanced silicon gate NMOS process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


•KM41256/7AJ

KM41256/7AZ

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS



| Pin Name | Pin Function |
|--------------------------------|-----------------------|
| A ₀ -A ₈ | Address Inputs |
| D | Data In |
| Q | Data Out |
| W | Read/Write Input |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| V _{cc} | Power (+5V) |
| Vss | Ground |



Vcc - Vss

ABSOLUTE MAXIMUM RATINGS*

| Parameter | Symbol | Rating | Units |
|---|------------------------------------|-------------|-------|
| Voltage on any pin relative to V _{ss} | V _{IN} , V _{OUT} | -1 to +7.0 | V |
| Voltage on V _{CC} supply relative to V _{SS} | V _{cc} | -1 to +7.0 | V |
| Storage Temperature | T _{stg} | -55 to +150 | °C |
| Power Dissipation | Po | 1.0 | w |
| Short Circuit Output Current | · los | 50 | mA |

^{*}Permanent device damage may occur of ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to Vss, Ta = 0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------|-----------------|-----|-----|---------------------|------|
| Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| Ground | V _{ss} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.4 | | V _{cc} + 1 | V |
| Input Low Voltage | V _{IL} | -1 | _ | 0.8 | V |

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | | Symbol | Min | Max | Units |
|--|---|------------------|-------------|----------------|----------------|
| Operating Current* (RAS and CAS cycling; @t _{RC} = min.) | KM41256/7A-10 KM41256/7A-12 KM41256/7A-15 | I _{GC1} | _ | 85 75 65 | mA mA mA |
| Standby Current (RAS = CAS = V _{IH}) | | I _{CC2} | _ | 4.5 | mA |
| RAS-Only Refresh Current* (CAS = V _{IH} , RAS cycling; @t _{RC} = min.) | KM41256/7A-10 KM41256/7A-12 KM41256/7A-15 | I _{CC3} | | 70 65 60 | mA mA mA |
| Page Mode Current* $(\overline{R}AS = V_{IL}, \overline{C}AS \text{ cycling}; @t_{PC} = min.)$ | KM41256A-10 KM41256A-12 KM41256A-15 | I _{CC4} | | 65 55 45 | mA mA mA |
| Nibble Mode Current* ($\overline{RAS} = V_{IL}$, \overline{CAS} cycling; $@t_{NC} = min.$) | KM41257A-10 KM41257A-12 KM41257A-15 | I _{CC5} | | 65 55 45 | mA mA mA |
| CAS-Before RAS Refresh Current* (RAS cycling @t _{RC} = min.) | KM41256/7A-10 KM41256/7A-12 KM41256/7A-15 | Icca | _ _ _ | 70 65 60 | mA mA mA |
| Input Leakage Current (Any input $0 \le V_{IN} \le 5.5V$, $V_{CC} = 5.5V$, $V_{SS} = 0V$, all other pins not under test = 0 volts.) | | I _{IL} | - 10 | 10 | μΑ |



DC AND OPERATING CHARACTERISTICS (Continued)

| Parameter | Symbol | Min | Max | Units |
|---|-----------------|------|-----|-------|
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$, $V_{CC} = 5.5V$, $V_{SS} = 0V$) | I _{OL} | - 10 | 10 | μΑ |
| Output High Voltage Level (I _{OH} = -5mA) | V _{OH} | 2.4 | _ | V |
| Output Low Voltage Level (I _{OL} = 4.2mA) | V _{OL} | _ | 0.4 | V |

^{*}Note: I_{cc} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{cc} is specified as an average current.

CAPACITANCE (T_A = 25°C)

| Parameter | Symbol | Min | Max | Unit |
|--|------------------|-----|-----|------|
| Input Capacitance (A ₀ -A ₈ , D) | Cint | | 7 | pF |
| Input Capacitance (RAS, CAS, W) | C _{IN2} | _ | 10 | pF |
| Output Capacitance (Q) | Соит | _ | 7 | pF |

AC CHARACTERISTICS (0°C \leq T_A \leq 70°C, V_{CC}=5.0V \pm 10%. See notes 1,2)

KM41256/7A STANDARD OPERATION

| Parameter | Symbol | | | | | 1 | 256A-15 257A-15 | | Notes |
|--|------------------|-----|--------|-----|--------|----------|--------------------|----|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Мах | | |
| Random read or write cycle time | t _{RC} | 200 | | 230 | | 260 | | ns | |
| Read-modify-write cycle time | t _{RWC} | 245 | | 265 | | 310 | | ns | |
| Access time from RAS | t _{RAC} | | 100 | | 120 | <u> </u> | 150 | ns | 3.4 |
| Access time from CAS | t _{CAC} | | 50 | | 60 | | 75 | ns | 3.5 |
| Output buffer turn-off delay time | t _{OFF} | 0 | 25 | 0 | 30 | 0 | 40 | ns | 6 |
| Transition time (rise and fall) | t _T | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| RAS precharge time | t _{RP} | 90 | | 100 | | 100 | | ns | |
| RAS pulse width | t _{RAS} | 100 | 10,000 | 120 | 10,000 | 150 | 10,000 | ns | |
| RAS hold time | t _{RSH} | 50 | | 60 | | 75 | | ns | |
| CAS precharge time (all cycles except page mode) | t _{CPN} | 45 | | 50 | | 60 | | ns | |
| CAS pulse width | tcas | 50 | 10,000 | 60 | 10,000 | 75 | 10,000 | ns | |
| CAS hold time | t _{сsн} | 110 | | 120 | | 150 | | ns | |
| RAS to CAS delay time | t _{RCD} | 20 | 50 | 25 | 60 | 25 | 75 | ns | 4 |
| CAS to RAS precharge time | t _{CRP} | 10 | | 10 | | 10 | | ns | |
| Row address set-up time | tase | 0 | | 0 | | 0 | | ns | |
| Row address hold time | t _{RAH} | 15 | | 15 | | 15 | | ns | |
| Column address set-up time | tasc | 0 | | 0 | | 0 | | ns | |
| Column address hold time | t _{CAH} | 15 | | 20 | | 25 | | ns | |



KM41256/7A STANDARD OPERATION (Continued)

| Parameter | Symbol | i | | | | | 256A-15 257A-15 | | Notes |
|--|------------------|-----|-----|-----|-----|-----|--------------------|----|-------|
| | | Min | Max | Min | Max | Min | Max | | |
| Column address hold time referenced to RAS | t _{AR} | 65 | | 80 | | 100 | | ns | |
| Read command set-up time | t _{RCS} | 0 | | 0 | | 0 | | ns | |
| Read command hold time referenced to CAS | t _{RCH} | 0 | | 0 | | 0 | | ns | |
| Read command hold time referenced to $\overline{\text{RAS}}$ | t _{RRH} | 20 | | 20 | | 20 | | ns | |
| Write command set-up time | twcs | 0 | | 0 | | 0 | | ns | 7 |
| Write command hold time | twch | 35 | | 40 | | 45 | | ns | |
| Write command pulse width | t _{WP} | 35 | | 40 | | 45 | | กร | |
| Write command to RAS lead time | t _{RWL} | 40 | | 40 | | 45 | | ns | |
| Write command to CAS lead time | t _{CWL} | 40 | | 40 | | 45 | | ns | |
| Data-in set-up time | t _{DS} | 0 | | 0 | | 0 | | ns | |
| Data-in hold time | t _{DH} | 35 | | 40 | | 45 | | ns | |
| CAS to write enable delay time | t _{CWD} | 50 | | 60 | | 75 | | ns | 7 |
| RAS to write enable delay time | t _{RWD} | 100 | | 120 | | 150 | | ns | 7 |
| Write command hold time referenced to RAS | twcn | 90 | | 100 | | 120 | | ns | |
| Data-in hold time referenced to RAS | t _{DHR} | 85 | | 100 | | 120 | | ns | |
| Refresh period (256 cycles) | t _{REF} | | 4 | | 4 | | 4 | ms | |

KM41256/7A CAS-BEFORE-RAS REFRESH

| CAS setup time (CAS-before-RAS refresh) | t _{CSR} | 20 | 25 | 30 | ns | |
|---|------------------|-----|-----|-----|----|---|
| CAS hold time (CAS-before-RAS refresh) | t _{CHR} | 50 | 55 | 60 | ns | • |
| Refresh counter test cycle time | t _{RTC} | 330 | 375 | 430 | ns | |
| Refresh counter test CAS precharge time | t _{CPT} | 50 | 60 | 70 | ns | |
| Refresh counter test RAS pulse width | tras | 230 | 265 | 320 | ns | |
| RAS Precharge to CAS hold time | t _{RPC} | 20 | 20 | 20 | ns | |

KM41257A NIBBLE MODE

| Nibble mode read/write cycle time | t _{NC} | 50 | | 60 | | 75 | | ns |
|---|-------------------|----|----|----|----|-----|----|----|
| Nibble mode read-write cycle time | t _{NRWC} | 75 | | 90 | | 105 | | ns |
| Nibble mode access time | t _{NCAC} | | 20 | | 30 | | 40 | ns |
| Nibble mode CAS pulse width | t _{NCAS} | 20 | | 30 | | 40 | | ns |
| Nibble mode CAS precharge time | t _{NCP} | 20 | | 25 | | 30 | | ns |
| Nibble mode RAS hold time | t _{NRSH} | 30 | | 40 | | 50 | | ns |
| Nibble mode CAS hold time referenced to RAS | t _{RNH} | 20 | | 20 | | 20 | | ns |
| Nibble mode CAS to W delay time | t _{NCWD} | 30 | | 30 | | 35 | | ns |
| Nibble mode W to CAS lead time | t _{NCWL} | 25 | | 25 | | 30 | | ns |



KM41256A PAGE MODE (Continued)


| Parameter | | K M 41 | 256A-10 | KM41 | 256A-12 | KM41 | 256A-15 | 11-14 | Notes |
|-------------------------------------|-----------------|---------------|---------|------|---------|------|---------|-------|-------|
| | Symbol | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Page mode cycle time | t _{PG} | 100 | | 120 | | 145 | | ns | |
| CAS precharge time (page mode only) | top | 45 | | 50 | | 60 | | ns | |

NOTES

- 2. $V_{IH}(min)$ and $V_{IL}(max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(min)$ and $V_{IL}(max)$ and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{BCD} ≥ t_{BCD}(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VoH or VoL.
- 7. t_{CWD} and t_{RWD} are restrictive operating parameters for the read-modify-write cycle only. If t_{WCS}≥t_{WCS}(min), the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If t_{CWD}≥t_{CWD}(min) and t_{RWD}>t_{RWD}(min), the cycle is a late write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time until CAS goes back to V_{IH}) is indeterminate.


TIMING DIAGRAMS

READ CYCLE






WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE






PAGE MODE READ CYCLE (KM41256A)




PAGE MODE WRITE CYCLE (KM41256A)






NIBBLE MODE READ CYCLE (KM41257A)




NIBBLE MODE WRITE CYCLE (KM41257A)








NIBBLE MODE READ-WRITE CYCLE (KM41257A)



RAS-ONLY REFRESH CYCLE


NOTE: CAS = VIH, W, D = Don't Care








HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: Address, \overline{W} , D = Don't Care







CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



KM41256/7A OPERATION

Device Operation

The KM41256/7A contains 262,144 memory locations. Eighteen address bits are required to address a particular memory location. Since the KM41256/7A has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ($\overline{\text{RAS}}$), the column address strobe ($\overline{\text{CAS}}$) and the valid address inputs.

Operation of the KM41256/7A begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any KM41256/7A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned

to the high state. Another cycle can be initiated after \overline{RAS} remains high long enough to satisfy the \overline{RAS} precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum \overline{RAS} and \overline{CAS} pulse width are specified by $t_{RAS}(min)$ and $t_{CAS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CAS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41256/7A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.



DEVICE OPERATION (Continued)

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a $\overline{RAS}/\overline{CAS}$ cycle. The output of the KM41256/7A remains in the Hi-Z state until valid data appears at the output. If \overline{CAS} goes low before $t_{RCD}(max)$, the access time to valid data is specified by t_{RAC} . If \overline{CAS} goes low after $t_{RCD}(max)$, the access time is measured from \overline{CAS} and is specified by t_{CAC} . In order to achieve the minimum access time, $t_{RAC}(min)$, it is necessary to bring \overline{CAS} low before $t_{RCD}(max)$.

Write

The KM41256/7A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} and \overline{CAS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If \overline{W} is brought low after \overline{CAS} , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters, t_{RWD} and t_{CWD} , are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

Data Output

The KM41256/7A has a three-state output buffer which is controlled by $\overline{\text{CAS}}$ (and $\overline{\text{W}}$ for early write).

Whenever $\overline{\text{CAS}}$ is high (V_{IH}), the output is in the high impedance (Hi-Z) state, In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until $\overline{\text{CAS}}$ returns high. This is true even if a new

RAS cycle occurs (as in hidden refresh). Each of the KM41256/7A operating cycles is listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write. Nibble Mode Read, Nibble Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Page Mode Write, Nibble Mode Write, CAS-before-RAS Refresh, CAS-only cycle.

Indeterminate Output State: Delayed Write

Refresh

The data in the KM41256/7A is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high.

CAS-before-RAS Refresh: The KM41256/7A|has CAS-before-RAS on-chip refreshing capability that eliminates the need for external refresh addressed. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh cycle

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and strobing in a refresh row address with RAS. The KM41256/7A hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMS that do not have CAS-before-RAS refresh capability.

Other Refresh Methods: It is also possible to refresh the KM41256/7A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh is the preferred method.



DEVICE OPERATION (Continued)

Page Mode (KM41256A)

The KM41256A has page mode capability. Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Nibble Mode (KM41257A)

The KM41257A has nibble mode capability. Nibble mode operation allows high speed serial read, write or read-modify-write access of 4 consecutive bits. The first of 4 bits is accessed in the usual manner. The remaining nibble bits are accessed by toggling CAS high then low while RAS remains low.

The 4 bits of data that may be accessed during nibble mode are determined by the lower 8 row address bits (RA_0-RA_7) and 8 column address bits (CA_0-CA_7) . The two address bits, RA_8 and CA_8 , are used to select 1 of the

4 nibble bits for initial access. The remaining nibble bits are accessed by toggling CAS with RAS held low. Each high-low CAS transition will internally increment the nibble address (RA_B, CA_B) as shown in the following diagram.



If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on a subsequent access, the new data will be written into the selected cell location.

A nibble cycle can be a read, write, or read-modify-write cycle. Any combinations of reads and writes or read-modify-writes are allowed.

CAS-before-RAS Refresh Counter test cycle

A special timing sequence using the CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-before-RAS refresh operation, if CAS goes high and then low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

Row Address—Bits A0 through A7 are supplied by the on-chip refresh counter. The A8 bit is set high internally.

Column Address—Bits A0 through A8 are strobed-in by the falling edge of CAS as in a normal memory cycle.

Suggested CAS-before-RAS Counter Test Procedures

The CAS-before-RAS refresh counter test cycle timing is used in each of the following steps:

- Initialize the internal refresh counter by performing 8 cycles.
- Write a test pattern of "lows" into the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
- Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.
- 4. Read the "highs" written during step 3.
- Compliment the test pattern and repeat steps 2, 3 and 4.

Power-up

If $\overline{RAS} = V_{SS}$ during power-up the KM41256/7A might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CAS} track with V_{CC} during power-up or be held at a valid V_{IH} in order to minimize the power-up current.

An initial pause of $100\mu sec$ is required after power-up followed by 8 initialized cycles before proper device operation is assured. Eight initialization cycles are also required after any 4 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM41256/7A inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be us-



DEVICE OPERATION (Continued)

ed, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM41256/7A input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possi-

ble address and control lines to all the DRAMS.

Decoupling


The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the $V_{\rm CC}$ line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the $V_{\rm CC}$ to $V_{\rm SS}$ voltage (measured at the device pins) should not exceed 500mV.

A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM41256/74 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM41256/74 and they supply much of the current used by the KM41256/74 during cycling.


In addition, a large tantalum capacitor with a value of $47\mu\mathrm{F}$ to $100\mu\mathrm{F}$ should be used for bulk decoupling to recharge the $0.3\mu\mathrm{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.

PACKAGE DIMENSIONS

16-LEAD PLASTIC DUAL IN-LINE PACKAGE




Units: Inches (millimeters)






PACKAGE DIMENSIONS (Continued)

18-PIN PLASTIC LEADED CHIP CARRIER



Units: Inches (millimeters)



16-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

