

## FAST 74F651, 74F652 Transceivers/Registers

'F651 Octal Transceiver/Register, Inverting (3-State)  
'F652 Octal Transceiver/Register, Non-Inverting (3-State)  
*Product Specification*

### FAST Products

#### FEATURES

- High-impedance NPN base inputs for reduced loading (70 $\mu$ A in High and Low states)
- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
- 3-State outputs

#### DESCRIPTION

These devices consist of bus transceiver circuits with 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable (OEAB, OEBA) and Select (SAB, SBA) pins are provided for bus management.

TYPE	TYPICAL $f_{MAX}$	TYPICAL SUPPLY CURRENT (TOTAL)
74F651	115MHz	140mA
74F652	115MHz	140mA

#### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ ; $T_A = 0^\circ C$ to $+70^\circ C$
Cerdip (300mil)	N74F651F, N74F652F


#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A <sub>0</sub> - A <sub>7</sub>	A inputs	3.5/0.116	70 $\mu$ A/70 $\mu$ A
B <sub>0</sub> - B <sub>7</sub>	B inputs	3.5/0.116	70 $\mu$ A/70 $\mu$ A
CPAB	A-to-B clock input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
CPBA	B-to-A clock input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
SAB	A-to-B select input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
SBA	B-to-A select input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
OEAB	Output Enable input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
OEBA	Output Enable input	1.0/0.033	20 $\mu$ A/20 $\mu$ A
A <sub>0</sub> - A <sub>7</sub>	A outputs	750/106.7	15mA/64mA
B <sub>0</sub> - B <sub>7</sub>	B outputs	750/106.7	15mA/64mA


#### NOTE:

1. One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state.

#### PIN CONFIGURATION



#### LOGIC SYMBOL



# Transceivers/Registers



# FAST 74F651, 74F652

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'F651 and 'F652.

The select pins determine whether data is stored or transferred through the device in real-time.

The Output Enable pins determine the direction of the data flow.

### SYMBOL (IEEE/IEC)



# Transceivers/Registers

# FAST 74F651, 74F652

## FUNCTION TABLE


OPERATING MODE		INPUTS						DATA I/O	
'F651	'F652	OEBA	OEAB	CPAB	CPBA	SAB	SBA	A <sub>n</sub>	B <sub>n</sub>
Isolation Store A and B data	Isolation Store A and B data	L	H	HorL	HorL	X	X	Input	Input
Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers	X	H	↑	HorL	X	X	Input	un* Output
Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers	L	X	HorL	↑	X	X	un* Output	Input
Real time $\bar{B}$ data to A bus Stored $\bar{B}$ data to A bus	Real time B data to A bus Stored B data to A bus	L	L	X	X	X	L	Output	Input
Real time $\bar{A}$ data to B bus Stored $\bar{A}$ data to B bus	Real time A data to B bus Stored A data to B bus	H	H	X	X	L	X	Input	Output
Stored $\bar{A}$ data to B bus Stored $\bar{B}$ data to A bus	Stored A data to B bus Stored B data to A bus	H	L	HorL	HorL	H	H	Output	Output

**NOTES:**

\* The data output function may be enabled or disabled by various signals at OEBA and OEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

- H = High voltage level
- L = Low voltage level
- X = Don't care
- ↑ = Low-to-High clock transition

## LOGIC DIAGRAM



## Transceivers/Registers

## FAST 74F651, 74F652

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	128	V
T <sub>A</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 2.4V or 2.7V		-3	mA
		V <sub>OH</sub> = 2.0V		-15	mA
I <sub>OL</sub>	Low-level output current			64	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

## Transceivers/Registers

## FAST 74F651, 74F652

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>			74F651, 74F652			UNIT	
						Min	Typ <sup>2</sup>	Max		
V <sub>OH</sub>	High-level output voltage		V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = MIN	I <sub>OH</sub> = -3mA	± 10%V <sub>CC</sub>	2.4			V	
					± 5%V <sub>CC</sub>	2.7	3.3		V	
				I <sub>OH</sub> = -15mA	± 10%V <sub>CC</sub>	2.0			V	
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = MIN	I <sub>OL</sub> = 48mA	± 10%V <sub>CC</sub>		0.35	0.50	V	
				I <sub>OL</sub> = 64mA	± 5%V <sub>CC</sub>		0.40	0.55	V	
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = I <sub>IK</sub>				-0.73	-1.2	V	
I <sub>I</sub>	Input current at maximum input voltage		Others		V <sub>CC</sub> = 0.0V, V <sub>I</sub> = 7.0V			100	μA	
			A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>		V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 5.5V			1.0	mA	
I <sub>IH</sub>	High-level input current		CPAB, CPBA SAB, SBA		V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7V			20	μA	
I <sub>IL</sub>	Low-level input current		OEAB, OEBA		V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5V			-20	μA	
I <sub>IH</sub> + I <sub>OZH</sub>	High-level input current		A <sub>0</sub> - A <sub>7</sub>		V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7V			70	μA	
I <sub>IL</sub> + I <sub>OZL</sub>	Low-level input current		B <sub>0</sub> - B <sub>7</sub>		V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5V			-70	μA	
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX			-100		-225	mA	
I <sub>CC</sub>	Supply current (total)		I <sub>CCH</sub>		V <sub>CC</sub> = MAX			110	155	mA
			I <sub>CCL</sub>					140 <sup>4</sup>	185 <sup>4</sup>	
			I <sub>CCZ</sub>					155	200	
							165 <sup>4</sup>	240 <sup>4</sup>	mA	
							130	175	mA	

**NOTES:**

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of High-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- These values are for worst case only. Worst case is defined as all (16) I/O pins selected as outputs. Thermal mounting is required when using worst case conditions.

## Transceivers/Registers

## FAST 74F651, 74F652

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	74F651, 74F652					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>MAX</sub>	Maximum clock frequency	Waveform 1	90	110		80		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPAB or CPBA to A <sub>n</sub> or B <sub>n</sub>	Waveform 1	5.0 5.5	7.0 7.5	10.5 11.0	4.5 5.0	12.5 12.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay A <sub>n</sub> or B <sub>n</sub> to B <sub>n</sub> or A <sub>n</sub>	Waveform 2, 3	3.0 3.0	6.0 6.0	10.0 9.0	2.5 3.0	12.0 10.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SBA or SAB to A <sub>n</sub> or B <sub>n</sub>	Waveform 2, 3	4.0 4.0	7.0 6.5	10.0 9.5	4.0 4.0	12.5 10.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time OEAB or OEBA to A <sub>n</sub> or B <sub>n</sub>	Waveform 6 Waveform 7	4.0 6.0	7.0 10.5	10.0 12.0	3.5 5.5	11.0 13.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Enable time OEAB or OEBA to A <sub>n</sub> or B <sub>n</sub>	Waveform 6 Waveform 7	4.5 4.5	9.5 9.0	13.0 13.0	4.0 4.0	14.5 15.5	ns


## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	74F651, 74F652					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω			T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low A <sub>n</sub> or B <sub>n</sub> to CPAB or CPBA	Waveform 4	4.0 4.0			5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low A <sub>n</sub> or B <sub>n</sub> to CPAB or CPBA	Waveform 4	0 0			0 0		ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low OEBA to OEAB	Waveform 5	5.0 5.0			5.0 5.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low OEBA to OEAB	Waveform 5	0 0			0 0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse width, High or Low CPAB or CPBA	Waveform 1	4.5 6.5			4.5 6.5		ns

# Transceivers/Registers


# FAST 74F651, 74F652

## AC WAVEFORMS




WF0611FS

**Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency**




WF0754FS

**Waveform 2. Propagation Delay, A<sub>n</sub> or B<sub>n</sub> to B<sub>n</sub> or A<sub>n</sub> and SBA or SAB to A<sub>n</sub> or B<sub>n</sub>**




WF0805S

**Waveform 3. Propagation Delay, A<sub>n</sub> or B<sub>n</sub> to B<sub>n</sub> or A<sub>n</sub> and SBA or SAB to A<sub>n</sub> or B<sub>n</sub>**




WF0632GS

**Waveform 4. Data Setup and Hold Times, and Clock Width**




WF22150S

**Waveform 5. OEBA to OEAB Setup and Hold Time**



WF22160S

**Waveform 6. 3-State Output Enable Time to High Level and Output Disable Time From High Level**



WF22170S

**Waveform 7. 3-State Output Enable Time to Low Level and Output Disable Time From Low Level**


NOTE:  $V_M = 1.5V$ .

The shaded areas indicate when the input is permitted to change for predictable output.


# Transceivers/Registers

# FAST 74F651, 74F652

## TEST CIRCUIT AND WAVEFORMS



WF06461S



WF06450S

$V_M = 1.5V$

Test Circuit for 3-State Outputs

Input Pulse Definition

**SWITCH POSITION**

TEST	SWITCH
$t_{pLZ}$ , $t_{pZL}$	closed
OC	closed
All other	open

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
74F	3.0V	1MHz	500ns	2.5ns	2.5ns

**DEFINITIONS**

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.