

**FUJITSU**

# CMOS 65536-BIT STATIC RANDOM ACCESS MEMORY

**MB81C78A-35  
MB81C78A-45**

 November 1987  
 Edition 2.0

## 64K-BIT (8192x8) HIGH SPEED CMOS STATIC RANDOM ACCESS MEMORY WITH AUTOMATIC POWER DOWN

The Fujitsu MB 81C78A is 8192 words x 8 bits static random access memory fabricated with a CMOS process. The memory utilizes asynchronous circuitry and may be maintained in any state for an indefinite period of time. All pins are TTL compatible and a single 5 volts power supply is required.

A separate chip select ( $\overline{CS}_1$ ) pin simplifies multipackage systems design. It permits the selection of an individual package when outputs are OR-tied, and furthermore on selecting a single package by  $\overline{CS}_1$ , the other deselected packages automatically power down.


All devices offer the advantages of low power dissipation, low cost, and high performance.

- Organization: 8192 words x 8 bits
- Static operation: No clock or timing strobe required
- Fast access time:  $t_{AA} = t_{ACS1} = 35$  ns max. (MB 81C78A-35)  
 $t_{AA} = t_{ACS1} = 45$  ns max. (MB 81C78A-45)
- Low power consumption: 495 mW max. (Operating)  
 138 mW max. (Standby, TTL level)  
 83 mW max. (Standby, CMOS level)
- Single +5V supply,  $\pm 10\%$  tolerance
- TTL compatible inputs and outputs
- Three-state outputs with OR-tie capability
- Chip select for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static charge
- Standard 28-pin Plastic DIP package (Suffix: -P-SK)
- Standard 28-pin Bend type Plastic Flat package (Suffix: -PF)
- Standard 32-pad Leadless Chip Carrier (Suffix: -CV)



### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7	V
Input Voltage on any pin with respect to GND	$V_{IN}$	-3.5 to +7	V
Output Voltage on any I/O with respect to GND	$V_{OUT}$	-0.5 to +7	V
Output Current	$I_{OUT}$	$\pm 20$	mA
Power Dissipation	$P_D$	1.0	W
Temperature Under Bias	$T_{BIAS}$	-10 to +85	°C
Storage Temperature	$T_{STG}$	-40 to +125	°C
		-65 to +150	


**NOTE:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



### PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



## CAPACITANCE ( $T_A = 25^\circ C$ , $f = 1MHz$ )

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ( $V_{IN} = 0V$ ) ( $\overline{CS}_1$ , $CS_2$ , $\overline{OE}$ , $\overline{WE}$ )	$C_{11}$		7	pF
Input Capacitance ( $V_{IN} = 0V$ ) (Other Inputs)	$C_{12}$		6	pF
I/O Capacitance ( $V_{I/O} = 0V$ )	$C_{1/O}$		8	pF

**RECOMMENDED OPERATING CONDITIONS**

(Referenced to GND)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Input Low Voltage	$V_{IL}$	-2.0*		0.8	V
Input High Voltage	$V_{IH}$	2.2		6.0	V
Ambient Temperature	$T_A$	0		70	°C

\* -2.0V Min. for pulse width less than 20 ns. ( $V_{IL}$  Min = -0.5V at DC level)**DC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Unit	Test Condition
Input Leakage Current	$I_{LI}$	-10	10	μA	$V_{IN} = 0V$ to $V_{CC}$
Output Leakage Current	$I_{LO}$	-10	10	μA	$\overline{CS}_1 = V_{IH}$ or $CS_2 = V_{IL}$ or $\overline{WE} = V_{IL}$ or $OE = V_{IH}$ , $V_{OUT} = 0V$ to $V_{CC}$
Operating Supply Current	$I_{CC}$		90	mA	$\overline{CS}_1 = V_{IL}$ I/O = Open, Cycle = Min
Standby Supply Current	$I_{SB1}$		15	mA	$V_{CC} = \text{Min to Max}$ , $\overline{CS}_1 = V_{CC}-0.2V$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC}-0.2V$
	$I_{SB2}$		25	mA	$\overline{CS}_1 = V_{IH}$
Output Low Voltage	$V_{OL}$		0.4	V	$I_{OL} = 8mA$
Output High Voltage	$V_{OH}$	2.4		V	$I_{OH} = -4mA$
Peak Power-on Current	$I_{PO}$		50	mA	$V_{CC} = 0V$ to $V_{CC}$ Min. $\overline{CS}_1 = \text{Lower of } V_{CC} \text{ or } V_{IH} \text{ Min.}$

**AC TEST CONDITIONS**

**Input Pulse Levels:** 0.6V to 2.4V


**Input Pulse Rise And Fall Times:** 5ns (Transient time between 0.8V and 2.2V)

**Timing Measurement Reference Levels:** Input: 1.5V  
Output: 1.5V

**Fig. 2**


**Output Load I.**

For all except  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{WZ}$ ,  $t_{OW}$ ,  
 $t_{OLZ}$ , and  $t_{OHZ}$ .



**Output Load II.**

For  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{WZ}$ ,  $t_{OW}$ ,  $t_{OLZ}$ , and  $t_{OHZ}$ .



**AC CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

**READ CYCLE<sup>\*1</sup>**


Parameter	Symbol	MB 81C78A-35		MB81C78A-45		Unit
		Min	Max	Min	Max	
Read Cycle Time	$t_{RC}$	35		45		ns
Address Access Time <sup>*2</sup>	$t_{AA}$		35		45	ns
$\bar{CS}_1$ Access Time <sup>*3</sup>	$t_{ACS1}$		35		45	ns
$CS_2$ Access Time <sup>*3</sup>	$t_{ACS2}$		15		20	ns
Output Hold from Address Change	$t_{OH}$	3		3		ns
$\bar{OE}$ Access Time	$t_{OE}$		15		20	ns
Output Active from $CS_1$ <sup>*4*5</sup>	$t_{LZ1}$	5		5		ns
Output Active from $CS_2$ <sup>*4*5</sup>	$t_{LZ2}$	3		3		ns
Output Active from $\bar{OE}$ <sup>*4*5</sup>	$t_{OLZ}$	3		3		ns
Output Disable from $\bar{CS}_1$ <sup>*4*5</sup>	$t_{HZ1}$		20		25	ns
Output Disable from $CS_2$ <sup>*4*5</sup>	$t_{HZ2}$		20		25	ns
Output Disable from $\bar{OE}$ <sup>*4*5</sup>	$t_{OHZ}$		20		25	ns

Note: \*1  $WE$  is high for Read cycle.\*2 Device is continuously selected,  $\bar{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$  and  $\bar{OE} = V_{IL}$ .\*3 Address valid prior to or coincident with  $CS_1$  transition low,  $CS_2$  transition high.\*4 Transition is specified at the point of  $\pm 500\text{mV}$  from steady state voltage.


\*5 This parameter is specified with Load II in Fig. 2.

READ CYCLE TIMING DIAGRAM<sup>\*1</sup>

READ CYCLE I: ADDRESS CONTROLLED<sup>\*2</sup>



READ CYCLE II:  $\overline{CS}_1$ ,  $CS_2$  CONTROLLED<sup>\*3</sup>



■ : Don't Care      □ : Undefined

Note: \*1  $\overline{WE}$  is high for Read cycle.

\*2 Device is continuously selected,  $\overline{CS}_1 = V_{IL}$ ,  $CS_2 = V_{IH}$  and  $\overline{OE} = V_{IL}$ .

\*3 Address valid prior to or coincident with  $\overline{CS}_1$  transition low,  $CS_2$  transition high.

\*4 Transition is specified at the point of  $\pm 500\text{mV}$  from steady state voltage.

\*5 This parameter is specified with Load II in Fig. 2.

**WRITE CYCLE<sup>\*1</sup>**

Parameter	Symbol	MB 81C78A-35		MB81C78A-45		Unit
		Min	Max	Min	Max	
Write Cycle Time <sup>*2</sup>	$t_{WC}$	35		45		ns
$\bar{CS}_1$ to End of Write	$t_{CW1}$	30		40		ns
$CS_2$ to End of Write	$t_{CW2}$	20		25		ns
Address Valid to End of Write	$t_{AW}$	30		40		ns
Address Setup Time	$t_{AS}$	0		0		ns
Write Pulse Width	$t_{WP}$	20		25		ns
Data Setup Time	$t_{DW}$	17		20		ns
Write Recovery Time <sup>*3</sup>	$t_{WR}$	3		3		ns
Data Hold Time	$t_{DH}$	0		0		ns
Output High-Z from $\bar{WE}^{*4*5}$	$t_{WZ}$		15		20	ns
Output Low-Z from $\bar{WE}^{*4*5}$	$t_{OW}$	0		0		ns


Note: \*1 If  $\bar{CS}_1$  goes high simultaneously with  $\bar{WE}$  high, the output remains in high impedance state.

\*2 All write cycles are determined from the last address transition to the first address transition of next address.

\*3  $t_{WR}$  is defined from the end point of Write Mode.

\*4 Transition is specified at the point of  $\pm 500\text{mV}$  from steady state voltage.

\*5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM<sup>\*1</sup>WRITE CYCLE I:  $\overline{CS}_1$ ,  $CS_2$  CONTROLLED

: Don't Care    : Undefined

Note: \*1 If  $\overline{OE}$ ,  $\overline{CS}_1$ , and  $CS_2$  are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

\*2 All write cycle are determined from the last address transition to the first address transition of next address.


\*3  $t_{WR}$  is defined from the end point of WRITE Mode.

\*4 Transition is specified at the point of  $\pm 500\text{mV}$  from steady state voltage.

\*5 This parameter is specified with Load II in Fig. 2.

WRITE CYCLE TIMING DIAGRAM<sup>\*1</sup>

WRITE CYCLE II:  $\overline{WE}$  CONTROLLED



Note: \*1 If  $\overline{OE}$ ,  $\overline{CS}_1$ , and  $\overline{CS}_2$  are in the READ Mode during this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

\*2 All write cycles are determined from the last address transition to the first address transition of next address.

\*3  $t_{WR}$  is defined from the end point of WRITE Mode.

\*4 Transition is specified at the point of  $\pm 500\text{mV}$  from steady state voltage.


\*5 This parameter is specified with Load II in Fig. 2.

**FUJITSU**


**MB81C78A-35**  
**MB81C78A-45**

**1**


**Fig. 3 – NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE**




**Fig. 4 – NORMALIZED ACCESS TIME vs. AMBIENT TEMPERATURE**




**Fig. 5 – NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**Fig. 6 – NORMALIZED POWER SUPPLY CURRENT vs. AMBIENT TEMPERATURE**




**Fig. 7 – NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**Fig. 8 – NORMALIZED POWER SUPPLY CURRENT vs. SUPPLY VOLTAGE**




**Fig. 9 – NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE**




**Fig. 10 – NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE**



**Fig. 11 – NORMALIZED ACCESS TIME vs. LOAD CAPACITANCE**



**Fig. 12 – NORMALIZED POWER SUPPLY CURRENT vs. FREQUENCY**




**FUJITSU** MB81C78A-35  
MB81C78A-45

## PACKAGE DIMENSIONS

PLASTIC DIP (Suffix: P-SK)

1

### 28-LEAD PLASTIC DUAL-IN-LINE PACKAGE (CASE No.: DIP-28P-M04)



© FUJITSU LIMITED 1986 D28018S 2C

Dimensions in  
inches (millimeters)


**MB81C78A-35**  
**MB81C78A-45**

**FUJITSU**

**1**

## PACKAGE DIMENSIONS

PLASTIC FPT (Suffix: -PF)



FUJITSU


MB81C78A-35  
MB81C78A-45

## PACKAGE DIMENSIONS

CERAMIC LCC (Suffix: -CV)

1

### 32-PAD CERAMIC (METAL SEAL) LEADLESS CHIP CARRIER (CASE No.: LCC-32C-A02)



\* Shape of PIN NO. 1 INDEX: Subject to change without notice.

© FUJITSU LIMITED 1987 C32011S-3C

Dimensions in inches  
(millimeters)