

## ULTRALOW NOISE, HIGH PSRR, FAST RF, 100-mA LOW-DROPOUT LINEAR REGULATORS

### FEATURES

- 100-mA Low-Dropout Regulator With  $\overline{\text{EN}}$
- Available in 1.8-V, 3.3-V, 4.7-V, and Adjustable Versions
- High PSRR (70 dB at 10 kHz)
- Ultralow Noise (15  $\mu\text{V}_{\text{RMS}}$ )
- Fast Start-Up Time (63  $\mu\text{s}$ )
- Stable With Any 1- $\mu\text{F}$  Ceramic Capacitor
- Excellent Load/Line Transient
- Very Low Dropout Voltage (38 mV at Full Load, TPS79147)
- 5-Pin SOT23 (DBV) Package
- TPS792xx Provides EN Options

### APPLICATIONS

- VCOs
- RF
- Bluetooth™, Wireless LAN

### SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly/Test Site
- One Fabrication Site
- Available in Military (–55°C/125°C) Temperature Range<sup>(1)</sup>
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

(1) Custom temperature ranges available

### DESCRIPTION

The TPS791xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in a small outline, SOT23, package. Each device in the family is stable, with a small 1- $\mu\text{F}$  ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (e.g., 38 mV at 100 mA, TPS79147). Each device achieves fast start-up times (approximately 63  $\mu\text{s}$  with a 0.001- $\mu\text{F}$  bypass capacitor) while consuming very low quiescent current (170  $\mu\text{A}$  typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1  $\mu\text{A}$ . The TPS79118 exhibits approximately 15  $\mu\text{V}_{\text{RMS}}$  of output voltage noise with a 0.1- $\mu\text{F}$  bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high-PSRR and low-noise features as well as the fast response time.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	OUTPUT VOLTAGE	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	1.2 to 5.5 V	SOT23 (DBV)	Reel of 3000	TPS79101DBVREP	PEUE
	1.8 V			TPS79118DBVREP	PERE
	3.3 V			TPS79133DBVREP	PESE
	4.7 V			TPS79147DBVREP	PETE
–55°C to 125°C	3.3 V	SOT23 (DBV)	Reel of 250	TPS79133MDBVTEP	PIDM

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Bluetooth is a trademark of Bluetooth SIG, Inc..



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)


		TPS79101, TPS79118, TPS79133, TPS79147
Input voltage range <sup>(2)</sup>		-0.3 V to 6 V
Voltage range at $\overline{\text{EN}}$		-0.3 V to $V_I + 0.3 \text{ V}$
Voltage on OUT		-0.3 V to 6 V
Peak output current		Internally limited
ESD rating, HBM		2 kV
ESD rating, CDM		500 V
Continuous total power dissipation		See Dissipation Rating Table
Operating virtual-junction temperature range, $T_J$	All others	-40°C to 150°C
	TPS79133MDBVTEP	-55°C to 125°C
Operating ambient temperature range, $T_A$	All others	-40°C to 120°C
	TPS79133MBVTEP	-55°C to 125°C
Storage temperature range, $T_{\text{stg}}$		-65°C to 150°C
$R_{\theta\text{JC}}$ <sup>(3)</sup>	Low K	63.75°C/W
	High K	63.75°C/W
$R_{\theta\text{JA}}$ <sup>(4)</sup>	Low K	256°C/W
	High K	178.3°C/W

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) The JEDEC low-K (1s) board design used to derive this data was a 3-inch × 3-inch, two-layer board with 2-ounce copper traces on top of the board.
- (4) The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

**RECOMMENDED OPERATING CONDITIONS**

	MI N	MA X	UNI T
Input voltage, $V_I^{(1)}$	2.7	5.5	V
Continuous output current, $I_O^{(2)}$	0	100	mA
Operating junction temperature, $T_J$		-40 125	°C
	TPS79133MBVTEP	-55 125	

- (1) To calculate the minimum input voltage for your maximum output current, use the following formula:  $V_I(\min) = V_O(\max) + V_{DO}(\max \text{ load})$
- (2) Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



**Figure 1. TPS79133 Operating Life Derating Chart**

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_I = V_O(\text{typ}) + 1\text{ V}$ ,  $I_O = 1\text{ mA}$ ,  $\overline{\text{EN}} = 0\text{ V}$ ,  $C_o = 10\text{ }\mu\text{F}$ ,  $C_o(\text{byp}) = 0.01\text{ }\mu\text{F}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output voltage	TPS79101	$T_J = 25^\circ\text{C}$ , $1.22\text{ V} \leq V_O \leq 5.2\text{ V}$	V <sub>O</sub>			V
		$0\text{ }\mu\text{A} < I_O < 100\text{ mA}^{(1)}$ , $1.22\text{ V} \leq V_O \leq 5.2\text{ V}$	0.98 V <sub>O</sub>		1.02 V <sub>O</sub>	
	TPS79118	$T_J = 25^\circ\text{C}$	1.8			
		$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$ , $2.8\text{ V} < V_I < 5.5\text{ V}$	1.764		1.836	
	TPS79133	$T_J = 25^\circ\text{C}$	3.3			
		$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$ , $4.3\text{ V} < V_I < 5.5\text{ V}$	3.234		3.366	
	TPS79147	$T_J = 25^\circ\text{C}$	4.7			
		$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$ , $5.2\text{ V} < V_I < 5.5\text{ V}$	4.606		4.794	
Quiescent current (GND current)	$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$ , $T_J = 25^\circ\text{C}$		170			$\mu\text{A}$
	$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$				250	
Load regulation	$0\text{ }\mu\text{A} < I_O < 100\text{ mA}$ , $T_J = 25^\circ\text{C}$		5			mV
Output voltage line regulation ( $\Delta V_O/V_O$ ) <sup>(2)</sup>	$V_O + 1\text{ V} < V_I \leq 5.5\text{ V}$ , $T_J = 25^\circ\text{C}$		0.05			%V
	$V_O + 1\text{ V} < V_I \leq 5.5\text{ V}$				0.12	
Output noise voltage (TPS79118)	BW = 100 Hz to 100 kHz, $I_O = 100\text{ mA}$ , $T_J = 25^\circ\text{C}$	$C_{(\text{byp})} = 0.001\text{ }\mu\text{F}$	32			$\mu\text{V}_{\text{RMS}}$
		$C_{(\text{byp})} = 0.0047\text{ }\mu\text{F}$	17			
		$C_{(\text{byp})} = 0.01\text{ }\mu\text{F}$	16			
		$C_{(\text{byp})} = 0.1\text{ }\mu\text{F}$	15			
Time, start-up (TPS79133)	$R_L = 33\text{ }\Omega$ , $C_O = 1\text{ }\mu\text{F}$ , $T_J = 25^\circ\text{C}$	$C_{(\text{byp})} = 0.001\text{ }\mu\text{F}$	53			$\mu\text{s}$
		$C_{(\text{byp})} = 0.0047\text{ }\mu\text{F}$	67			
		$C_{(\text{byp})} = 0.01\text{ }\mu\text{F}$	98			
Output current limit	$V_O = 0\text{ V}^{(1)}$		285		600	mA
UVLO threshold	V <sub>CC</sub> rising		2.25		2.65	V
UVLO hysteresis	$T_J = 25^\circ\text{C}$ , V <sub>CC</sub> rising		100			mV

(1) The minimum IN operating voltage is 2.7 V or V<sub>O</sub>(typ) + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 100 mA.

(2) If  $V_O \leq 1.8\text{ V}$  then  $V_{\text{Imin}} = 2.7\text{ V}$ ,  $V_{\text{Imax}} = 5.5\text{ V}$ :

$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O(V_{\text{Imax}} - 2.7\text{ V})}{100} \times 1000$$

If  $V_O \geq 2.5\text{ V}$  then  $V_{\text{Imin}} = V_O + 1\text{ V}$ ,  $V_{\text{Imax}} = 5.5\text{ V}$ :

$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O(V_{\text{Imax}} - (V_O + 1\text{ V}))}{100} \times 1000$$


**ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range, ( $T_J = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ),  $V_I = V_O(\text{typ}) + 1\text{ V}$ ,  $I_O = 1\text{ mA}$ ,  $\overline{\text{EN}} = 0\text{ V}$ ,  $C_o = 10\text{ }\mu\text{F}$ ,  $C_o(\text{byp}) = 0.01\text{ }\mu\text{F}$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Standby current		$\overline{\text{EN}} = V_I$ , $2.7\text{ V} < V_I < 5.5\text{ V}$		0.07	1	$\mu\text{A}$
High-level enable input voltage		$2.7\text{ V} < V_I < 5.5\text{ V}$	2			V
Low-level enable input voltage		$2.7\text{ V} < V_I < 5.5\text{ V}$			0.7	V
Input current ( $\overline{\text{EN}}$ )		$\overline{\text{EN}} = V_I$	-1		1	$\mu\text{A}$
Power supply ripple rejection	TPS79118	$f = 100\text{ Hz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 10\text{ mA}$		80		dB
		$f = 100\text{ Hz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		75		
		$f = 10\text{ kHz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		72		
		$f = 100\text{ kHz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		45		
	TPS79133	$f = 100\text{ Hz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 10\text{ mA}$		70		
		$f = 100\text{ Hz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		75		
		$f = 10\text{ kHz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		73		
		$f = 100\text{ kHz}$ , $T_J = 25^\circ\text{C}$ , $I_O = 100\text{ mA}$		37		
Dropout voltage <sup>(3)</sup>	TPS79133	$I_O = 100\text{ mA}$ , $T_J = 25^\circ\text{C}$		50		mV
		$I_O = 100\text{ mA}$			90	
	TPS79147	$I_O = 100\text{ mA}$ , $T_J = 25^\circ\text{C}$		38		
		$I_O = 100\text{ mA}$			70	

(3)  $I_N$  voltage equals  $V_O(\text{typ}) - 100\text{ mV}$ . The TPS79118 dropout voltage is limited by the input voltage range limitations.

FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION



TERMINAL FUNCTIONS

TERMINAL			I/O	DESCRIPTION
NAME	ADJ	FIXED		
BYPASS	4	4		An external bypass capacitor, connected to this terminal, in conjunction with an internal resistor, creates a low-pass filter to further reduce regulator noise.
$\overline{\text{EN}}$	3	3	I	The $\overline{\text{EN}}$ terminal is an input which enables or shuts down the device. When $\overline{\text{EN}}$ is a logic high, the device will be in shutdown mode. When $\overline{\text{EN}}$ is a logic low, the device will be enabled.
FB	5	N/A	I	This terminal is the feedback input voltage for the adjustable device.
GND	2	2		Regulator ground
IN	1	1	I	The IN terminal is the input to the device.
OUT	6	5	O	The OUT terminal is the regulated output of the device.

TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.




Figure 10.

TYPICAL CHARACTERISTICS (continued)




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.



TYPICAL CHARACTERISTICS (continued)




Figure 20.




Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.

TYPICAL CHARACTERISTICS (continued)




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.





Figure 32.

## APPLICATION INFORMATION

The TPS791xx family of low-dropout (LDO) regulators have been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (170  $\mu\text{A}$  typically), and enable-input to reduce supply currents to less than 1  $\mu\text{A}$  when the regulator is turned off.

A typical application circuit is shown in [Figure 33](#).



**Figure 33. Typical Application Circuit**

### External Capacitor Requirements

A 0.1- $\mu\text{F}$  or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS791xx, is required for stability and to improve transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS791xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1  $\mu\text{F}$ . Any 1- $\mu\text{F}$  or larger ceramic capacitor is suitable. The device is also stable with a 0.47- $\mu\text{F}$  ceramic capacitor with at least 75 m $\Omega$  of ESR.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS791xx has a BYPASS pin which is connected to the voltage reference through a 250-k $\Omega$  internal resistor. The 250-k $\Omega$  internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79118 exhibits approximately 15  $\mu\text{V}_{\text{RMS}}$  of output voltage noise using a 0.1- $\mu\text{F}$  ceramic bypass capacitor and a 1- $\mu\text{F}$  ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250 k $\Omega$  resistor and external capacitor.

### Board Layout Recommendation To Improve PSRR And Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

## Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of 125°C; the maximum junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_D$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_{Jmax} - T_A}{R_{\theta JA}} \quad (1)$$

Where:

$T_{Jmax}$  is the maximum allowable junction temperature.

$R_{\theta JA}$  is the junction-to-ambient thermal resistance for the package (see the dissipation rating table).

$T_A$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O \quad (2)$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.

## Programming the TPS79101 Adjustable LDO Regulator

The output voltage of the TPS79101 adjustable regulator is programmed using an external resistor divider as shown in [Figure 34](#). The output voltage is calculated using:

$$V_O = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

Where:

$V_{ref} = 1.2246$  V typ (the internal reference voltage)


Resistors R1 and R2 should be chosen for approximately 50- $\mu$ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases  $V_O$ . The recommended design procedure is to choose  $R2 = 30.1$  k $\Omega$  to set the divider current at 50  $\mu$ A,  $C1 = 15$  pF for stability, and then calculate R1 using:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2 \quad (4)$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. For voltages <1.8 V, the value of this capacitor should be 100 pF. For voltages > 1.8 V, the approximate value of this capacitor can be calculated as:

$$C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)} \quad (5)$$

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) or if an output voltage < 1.8 V is chosen, then the minimum recommended output capacitor is 2.2  $\mu$ F instead of 1  $\mu$ F.



**OUTPUT VOLTAGE  
PROGRAMMING GUIDE**

OUTPUT VOLTAGE	R1	R2	C1
2.5 V	31.6 kΩ	30.1 kΩ	22 pF
3.3 V	51 kΩ	30.1 kΩ	15 pF
3.6 V	59 kΩ	30.1 kΩ	15 pF

**Figure 34. TPS79101 Adjustable LDO Regulator Programming**

### Regulator Protection

The TPS791xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS791xx features internal current limiting and thermal protection. During normal operation, the TPS791xx limits output current to approximately 400 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package or the absolute maximum voltage ratings of the device. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79101DBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	<a href="#">Samples</a>
TPS79133DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	<a href="#">Samples</a>
TPS79133MDBVTEP	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	<a href="#">Samples</a>
TPS79147DBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	<a href="#">Samples</a>
V62/03644-01YE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PEUE	<a href="#">Samples</a>
V62/03644-03XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PESE	<a href="#">Samples</a>
V62/03644-04XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PETE	<a href="#">Samples</a>
V62/03644-05XE	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PIDM	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79101DBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79133MDBVTEP	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS79147DBVREP	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



**TAPE AND REEL BOX DIMENSIONS**



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79101DBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0
TPS79133DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS79133MDBVTEP	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS79147DBVREP	SOT-23	DBV	5	3000	182.0	182.0	20.0

# MECHANICAL DATA

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- ⚠ Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
  - D. Publication IPC-7351 is recommended for alternate designs.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## GENERIC PACKAGE VIEW

DBV 5

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4073253/P


DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.


DBV0005A



# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/C 04/2017

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.




# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/C 04/2017

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.