

LM10QML Operational Amplifier and Voltage Reference

Check for Samples: [LM10QML](#)

FEATURES

- **Input Offset Voltage:** 2.0 mV (max)
- **Input Offset Current:** 0.7 nA (max)
- **Input Bias Current:** 20 nA (max)
- **Reference Regulation:** 0.1% (max)
- **Offset Voltage Drift:** 2 μ V/°C
- **Reference Drift:** 0.002%/°C

DESCRIPTION


The LM10 is a monolithic linear IC consisting of a precision reference, an adjustable reference buffer and an independent, high quality op amp.

The unit can operate from a total supply voltage as low as 1.1V or as high as 40V, drawing only 270 μ A. A complementary output stage swings within 15 mV of the supply terminals or will deliver \pm 20 mA output current with \pm 0.4V saturation. Reference output can be as low as 200 mV.

The circuit is recommended for portable equipment and is completely specified for operation from a single power cell. In contrast, high output-drive capability, both voltage and current, along with thermal overload protection, suggest it in demanding general-purpose applications.

The device is capable of operating in a floating mode, independent of fixed supplies. It can function as a remote comparator, signal conditioner, SCR controller or transmitter for analog signals, delivering the processed signal on the same line used to supply power. It is also suited for operation in a wide range of voltage- and current-regulator applications, from low voltages to several hundred volts, providing greater precision than existing ICs.

Connection and Functional Diagram



**Figure 1. TO Package (NEV)
Package Number NEV0008A**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Figure 2. Operational Amplifier Schematic — (Pin numbers are for 8-pin packages)





Figure 3. Reference and Internal Regulator Schematic — (Pin numbers are for 8-pin packages)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾

Total Supply Voltage		45V	
Differential Input Voltage ⁽²⁾		±40V	
Power Dissipation (P_{Dmax}) ⁽³⁾		Internally Limited	
Output Short-circuit Duration ⁽⁴⁾		Continuous	
Storage Temperature Range		$-55^{\circ}\text{C} \leq T_A \leq +150^{\circ}\text{C}$	
Maximum Junction Temperature (T_{Jmax})		150°C	
Lead Temperature (Soldering 10 seconds)		300°C	
Thermal Resistance	θ_{JA}	Still Air	150°C
		500LF/Min Air flow	45°C
	θ_{JC}		45°C
ESD		Rating to be determined	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) The Input voltage can exceed the supply voltages provided that the voltage from the input to any other terminal does not exceed the maximum differential input voltage and excess dissipation is accounted for when $V_I < V_S^-$.
- (3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.
- (4) Internal thermal limiting prevents excessive heating that could result in sudden failure, but the IC can be subjected to accelerated stress with a shorted output and worst-case conditions.

Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp °C
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LM10H Electrical Characteristics DC Parameters

The following conditions apply to all the following parameters, unless otherwise specified.

DC: At room temperature $1.2V \leq V_S \leq 45V$, $V_S \leq V_{CM} \leq V \pm 0.85V$.

DC: At temperature extremes $1.3V \leq V_S \leq 45V$, $V_S \leq V_{CM} \leq V \pm 1.0V$.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
V_{IO}	Input Offset Voltage	$I_O = 0mA$		-2.0	2.0	mV	1
				-3.0	3.0	mV	2, 3
		$V_S = 1.2V, I_O = \pm 2mA$		-3.0	3.0	mV	1
		$V_S = 1.3V, I_O = \pm 2mA$		-4.0	4.0	mV	2, 3
		$V_S = 4V, I_O = \pm 20mA$		-3.0	3.0	mV	1
		$V_S = 4V, I_O = \pm 15mA$		-4.0	4.0	mV	2, 3
I_{IO}	Input Offset Current			-0.7	0.7	nA	1
				-1.5	1.5	nA	2, 3
I_{IB}	Input Bias Current				20	nA	1
					30	nA	2, 3
CMRR	Common Mode Rejection	$V_S = 45V, -20V \leq V_{CM} \leq 24.2V$		93		dB	1
				87		dB	2, 3
PSRR	Supply Voltage Rejection	$V_S^+ = 0.85V,$ $-0.35V \geq V_S^- \geq -44.2V$		90		dB	1
		$V_S^+ = 1V,$ $-0.3V \geq V_S^- \geq -44.2V$		84		dB	2, 3
		$0.85V \leq V_S^+ \leq 44.6V,$ $V_S^- = -0.35V$		96		dB	1
		$1V \leq V_S^+ \leq 44.6V,$ $V_S^- = -0.3V$		90		dB	2, 3
V_{RLine}	Line Regulation	$I_{Ref} = 1mA$		91		dB	1
				85		dB	2, 3
V_{RLoad}	Load Regulation	$V_S = 1.2V, 0 \leq I_O \leq 1mA$		60		dB	1
		$V_S = 1.3V, 0 \leq I_O \leq 1mA$		57		dB	2, 3
I_S	Supply Current				400	μA	1
					500	μA	2, 3
A_V	Large Signal Voltage Gain	$V_S = \pm 20V, I_O = 0A,$ $V_O = \pm 19.95V$		120		K	4
				80		K	5, 6
		$V_S = \pm 2V, I_O = \pm 20mA,$ $V_O = \pm 1.4V$		5.0		K	4
		$V_S = \pm 2V, I_O = \pm 15mA,$ $V_O = \pm 1.4V$		1.5		K	5, 6
		$V_S^+ = 0.85V, V_{CM} = -0.25V$ $V_S^- = -0.35V, I_O = \pm 2mA,$ $-0.15V \leq V_O \leq 0.65V,$		1.5		K	4
		$V_S^+ = 1V, V_{CM} = -0.35V$ $V_S^- = -0.3V, I_O = \pm 2mA,$ $+0.05V \leq V_O \leq 0.65V,$		0.5		K	5, 6
A_{VSH}	Shunt Gain	$1.1V \leq V_{OUT} \leq 6.1V,$ $-5mA \leq I_{OUT} \leq -0.1mA$	See (1)	14		K	4
		$1.2V \leq V_{OUT} \leq 6.2V,$ $-5mA \leq I_{OUT} \leq -0.1mA$	See (1)	6.0		K	5, 6
		$1.4V \leq V_{OUT} \leq 6.4V,$ $-5mA \leq I_{OUT} \leq -0.1mA$	See (1)	8.0		K	4
		$1.4V \leq V_{OUT} \leq 6.4V,$ $-20mA \leq I_{OUT} \leq -0.1mA$	See (1)	4.0		K	5, 6

(1) This defines operation in floating applications such as the bootstrapped regulator or two-wire transmitter. Output is connected to the V_S^+ terminal of the IC and input common mode is referred to V_S^- (see [Typical Applications](#) -). Effect of larger output-voltage swings with higher load resistance can be accounted for by adding the positive-supply rejection error.

LM10H Electrical Characteristics DC Parameters (continued)

The following conditions apply to all the following parameters, unless otherwise specified.

DC: At room temperature $1.2V \leq V_S \leq 45V$, $V_S \leq V_{CM} \leq V \pm 0.85V$.

DC: At temperature extremes $1.3V \leq V_S \leq 45V$, $V_S \leq V_{CM} \leq V \pm 1.0V$.

Symbol	Parameter	Conditions	Notes	Min	Max	Unit	Sub-groups
A_V	Amplifier Gain	$0.2V \leq V_{Ref} \leq 35V$, $I_{Ref} = 1mA$		50		K	
				23		K	
V_{Sense}	Feedback Sense Voltage	$0.2V \leq V_{Ref} \leq 35V$, $0 \leq I_{Ref} \leq 1 mA$		195	205	mV	
				194	206	mV	
I_{Sense}	Feedback Current				50	nA	
					65	nA	
ΔI_S	Supply Current Change	$0.5V \leq V_O \leq 25V$		-75	75	μA	
		$V_S = 5V$, $4.5V \leq V_O \leq 5V$		-60	60	μA	
R_I	Input Resistance		See ⁽²⁾		250	K Ω	
			See ⁽²⁾		150	K Ω	

(2) Specified parameter, not tested,

Definition of Terms

Input offset voltage: That voltage which must be applied between the input terminals to bias the unloaded output in the linear region.

Input offset current: The difference in the currents at the input terminals when the unloaded output is in the linear region.

Input bias current: The absolute value of the average of the two input currents.

Input resistance: The ratio of the change in input voltage to the change in input current on either input with the other grounded.

Large signal voltage gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it.

Shunt gain: The ratio of the specified output voltage swing to the change in differential input voltage required to produce it with the output tied to the V_S^+ terminal of the IC. The load and power source are connected between the V_S^+ and V_S^- terminals, and input common-mode is referred to the V_S^- terminal.

Common-mode rejection: The ratio of the input voltage range to the change in offset voltage between the extremes.

Supply-voltage rejection: The ratio of the specified supply-voltage change to the change in offset voltage between the extremes.

Line regulation: The average change in reference output voltage over the specified supply voltage range.

Load regulation: The change in reference output voltage from no load to that load specified.

Feedback sense voltage: The voltage, referred to V_S^- , on the reference feedback terminal while operating in regulation.

Reference amplifier gain: The ratio of the specified reference output change to the change in feedback sense voltage required to produce it.

Feedback current: The absolute value of the current at the feedback terminal when operating in regulation.

Supply current: The current required from the power source to operate the amplifier and reference with their outputs unloaded and operating in the linear range.

Typical Performance Characteristics (Op Amp)




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

Typical Performance Characteristics (Op Amp) (continued)




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.

Typical Performance Characteristics (Op Amp) (continued)




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.

Typical Performance Characteristics (Op Amp) (continued)




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.

Typical Performance Characteristics (Op Amp) (continued)




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 33.

Typical Performance Characteristics (Reference)




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.







Figure 39.

Typical Applications

Circuit descriptions available in application note AN-211 ([SNOA638](#)).

(Pin numbers are for devices in 8-pin packages)


Op Amp Offset Adjustment




Positive Regulators

Use only electrolytic output capacitors.


Low Voltage



Best Regulation




Zero Output




Use only electrolytic output capacitors.

Current Regulator




Shunt Regulator




Required For Capacitive Loading

Negative Regulator




*Electrolytic

Precision Regulator




Laboratory Power Supply




* $V_O = 10^{-4} R_3$

HV Regulator




$$V_{OUT} = \frac{R_2}{R_1} V_{REF}$$

Protected HV Regulator




Flame Detector




*800°C Threshold Is Established By Connecting Balance To V_{Ref} .

Light Level Sensor




*Provides Hysteresis


Remote Amplifier




Remote Thermocouple Amplifier



Transmitter for Bridge Sensor




Precision Thermocouple Transmitter




10 mA ≤ I_{OUT} ≤ 50 mA 500°C ≤ T_P ≤ 1500°C *Gain Trim

Resistance Thermometer Transmitter



Optical Pyrometer




††Level-shift Trim
 *Scale Factor Trim
 †Copper Wire Wound

$$1 \text{ mA} \leq I_{OUT} \leq 5 \text{ mA}$$


$$0.01 \leq \frac{I_{D2}}{I_{D1}} \leq 100$$

Thermocouple Transmitter




200°C ≤ T_p ≤ 700°C
 1 mA ≤ I_{OUT} ≤ 5 mA
 †Gain Trim

Logarithmic Light Sensor




1 mA ≤ I_{OUT} ≤ 5 mA
 ‡50 μA ≤ I_D ≤ 500 μA
 ††Center Scale Trim
 †Scale Factor Trim
 *Copper Wire Wound


Battery-level Indicator



Battery-threshold Indicator




Single-cell Voltage Monitor




Flashes Above 1.2V
Rate Increases With
Voltage

Double-ended Voltage Monitor




Flash Rate Increases
Above 6V and Below 15V

Meter Amplifier



Input
10 mV, 100nA
Full-Scale


Thermometer



*Trim For Span


†Trim For Zero

Light Meter




$$1 \leq \lambda/\lambda_0 \leq 10^5$$

Microphone Amplifier




$Z_{OUT} \sim 680\Omega @ 5\text{ kHz}$
 $A_V \leq 1k$
 $f_1 \sim 100\text{ Hz}$
 $f_2 \sim 5\text{ kHz}$
 $R_L \sim 500$
 *Max Gain Trim

Isolated Voltage Sensor



†Controls "Loop Gain"
 *Optional Frequency Shaping

Light-level Controller



Circuit descriptions available in application note AN-211 ([SNOA638](#)).

APPLICATION HINTS

With heavy amplifier loading to V_S^- , resistance drops in the V_S^- lead can adversely affect reference regulation. Lead resistance can approach 1Ω . Therefore, the common to the reference circuitry should be connected as close as possible to the package.

Table 1. Revision History

Date Released	Revision	Section	Changes
10/26/2010	A	New release to corporate format	1 MDS converted to standard corporate format. MNL10-X Rev 0AL will be archived
03/26/2013	A	All sections	Changed layout of National Data Sheet to TI format

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8760401GA	ACTIVE	TO-CAN	LMG	8	20	TBD	Call TI	Call TI	-55 to 125	(LM10H/883, LM158H) 5962-8760401GA Q A CO 5962-8760401GA Q > T	Samples
LM10H/883	ACTIVE	TO-CAN	LMG	8	20	TBD	Call TI	Call TI	-55 to 125	(LM10H/883, LM158H) 5962-8760401GA Q A CO 5962-8760401GA Q > T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OUTLINE

LMG0008A

TO-CAN - 5.72 mm max height

METAL CYLINDRICAL PACKAGE



4224369/B 08/2018

NOTES:


1. All linear dimensions are in millimeters [inches]. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

LMG0008A

TO-CAN - 5.72 mm max height

METAL CYLINDRICAL PACKAGE



LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 12X

4224369/B 08/2018

REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTER
A	RELEASE NEW DRAWING	2174627	07/10/2018	V. DASIKA / K. SINCERBOX
B	CHANGE TO DUAL DIMENSIONING MM [INCH] FORMAT	2175848	08/17/2018	V. DASIKA / K. SINCERBOX

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated