

## TPSM53602 36-V Input, 2-A Power Module in RLF QFN Package


### 1 Features

- 5-mm × 5.5-mm × 4-mm routable lead-frame (RLF) QFN package
  - 85-mm<sup>2</sup> solution size (single sided)
  - Low EMI: Meets CISPR11 radiated emissions
  - Excellent thermal performance:
    - Up to 14 W output power at 85°C, no airflow
  - Standard footprint: single large thermal pad and all pins accessible from perimeter
- 3.8 V to 36 V input voltage range
- Output voltage range: 1 V to 7 V
- Efficiency up to 95%
- Power-good flag
- Precision enable
- Built-in hiccup-mode short-circuit protection, over-temperature protection, start-up into pre-bias output, soft start, and UVLO
- Operating IC junction range: –40°C to +125°C
- Operating ambient range: –40°C to +105°C
- Shock and vibration tested to Mil-STD-883D
- Pin compatible with: 3-A [TPSM53603](#) and 4-A [TPSM53604](#)
- Create a custom design using the TPSM53602 with the [WEBENCH® Power Designer](#)

### 2 Applications

- [General purpose wide VIN power supplies](#)
- [Factory automation and control](#)
- [Test and measurement](#)
- [Aerospace and defense](#)
- [Negative output voltage applications](#)

#### Simplified Schematic



### 3 Description


The TPSM53602 power module is a highly integrated 2-A power solution that combines a 36-V input, step-down, DC/DC converter with power MOSFETs, a shielded inductor, and passives in a thermally-enhanced QFN package. The 5-mm x 5.5-mm x 4-mm, 15-pin QFN package uses *routable lead-frame technology* for enhanced thermal performance, small footprint, and low EMI. The package footprint has all pins accessible from the perimeter and a single large thermal pad for simple layout and easy handling in manufacturing.

The total solution requires as few as four external components and eliminates the loop compensation and magnetics part selection from the design process. The full feature set includes power good, programmable UVLO, prebias start-up, overcurrent, and overtemperature protections, making the TPSM53602 an excellent device for powering a wide range of applications.

#### Device Information(1)


DEVICE NUMBER	PACKAGE	BODY SIZE (NOM)
TPSM53602	QFN-RLFMOD (15)	5.0 mm × 5.5 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



RLF Package and Typical Layout

#### 5 V<sub>OUT</sub> Efficiency



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>20</b>
<b>2 Applications</b> .....	<b>1</b>	8.1 Application Information.....	20
<b>3 Description</b> .....	<b>1</b>	8.2 Typical Application .....	20
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>22</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>23</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines .....	23
6.1 Absolute Maximum Ratings .....	4	10.2 Layout Examples.....	23
6.2 ESD Ratings.....	4	10.3 Theta JA versus PCB Area.....	24
6.3 Recommended Operating Conditions.....	4	10.4 Package Specifications .....	25
6.4 Thermal Information .....	5	10.5 EMI.....	25
6.5 Electrical Characteristics.....	5	<b>11 Device and Documentation Support</b> .....	<b>27</b>
6.6 Typical Characteristics ( $V_{IN} = 5\text{ V}$ ).....	7	11.1 Device Support.....	27
6.7 Typical Characteristics ( $V_{IN} = 12\text{ V}$ ).....	8	11.2 Documentation Support .....	27
6.8 Typical Characteristics ( $V_{IN} = 24\text{ V}$ ).....	9	11.3 Receiving Notification of Documentation Updates	27
6.9 Typical Characteristics ( $V_{IN} = 36\text{ V}$ ).....	10	11.4 Support Resources .....	27
<b>7 Detailed Description</b> .....	<b>11</b>	11.5 Trademarks .....	27
7.1 Overview .....	11	11.6 Electrostatic Discharge Caution.....	27
7.2 Functional Block Diagram .....	11	11.7 Glossary .....	28
7.3 Feature Description.....	12	<b>12 Mechanical, Packaging, and Orderable</b>	
7.4 Device Functional Modes.....	19	<b>Information</b> .....	<b>28</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2019	*	Initial release

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
12	AGND	G	Analog ground. Zero voltage reference for internal references and logic. All electrical parameters are measured with respect to this pin. <b>This pin must be connected to PGND at a single point.</b> See the <a href="#">Layout</a> section for a recommended layout.
4, 5	DNC	—	Do not connect. Do not connect these pins to ground, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
2	EN	I	Enable pin. This pin turns the converter on when pulled high and turns off the converter when pulled low. This pin can be connected directly to VIN. <b>Do not float.</b> This pin can be used to set the input under voltage lockout with two resistors. See the <a href="#">Programmable Undervoltage Lockout (UVLO)</a> section.
9	FB	I	Feedback input. Connect the mid-point of the feedback resistor divider to this pin. Connect the upper resistor ( $R_{FBT}$ ) of the feedback divider to $V_{OUT}$ at the desired point of regulation. Connect the lower resistor ( $R_{FBB}$ ) of the feedback divider to AGND.
3, 10, 11	NC	—	Not connected. These pins are not connected to any circuitry within the module. It is recommended that these pins be connected to the PGND plane on the application board to enhance shielding and thermal performance.
15	PGND	G	Power ground. This is the return current path for the power stage of the device. Connect this pad to the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins. See the <a href="#">Layout</a> section for a recommended layout.
6	PGOOD	O	Power-good pin. Open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10-k $\Omega$ to 100-k $\Omega$ pullup resistor is required and can be tied to the V5V pin or other DC voltage less than 22 V. If not used, this pin can be left open or connected to PGND.
1, 14	VIN	I	Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these pins and PGND in close proximity to the device.
7, 8	VOUT	O	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND.
13	V5V	O	Internal 5-V LDO output. Supplies internal control circuits. Do not connect to external loads. This pin can be used as logic supply for PGOOD pin.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range<sup>(1)</sup>

PARAMETER		MIN	MAX	UNIT
Input voltage	VIN to PGND	-0.3	38	V
	EN to AGND <sup>(2)</sup>	-0.3	V <sub>IN</sub> + 0.3	
	PGOOD to AGND <sup>(2)</sup>	-0.3	22	
	FB to AGND	-0.3	5.5	
	AGND to PGND	-0.3	0.3	
Output voltage	VOUT to PGND <sup>(2)</sup>	-0.3	V <sub>IN</sub> + 0.3	V
	V5V to AGND	0	5.5	
Operating IC junction temperature, T <sub>J</sub> <sup>(3)</sup>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C
Peak reflow case temperature			245	°C
Maximum number of reflows allowed			3	
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		20	G
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- (3) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM) <sup>(1)</sup>	±2500
		Charged-device model (CDM) <sup>(2)</sup>	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	3.8 <sup>(2)</sup>	36	V
Output voltage, V <sub>OUT</sub>	1	7 <sup>(3)</sup>	V
Output current, I <sub>OUT</sub>	0	2	A
EN voltage, V <sub>EN</sub> <sup>(4)</sup>	0	V <sub>IN</sub>	V
PGOOD pullup voltage, V <sub>PGOOD</sub> <sup>(4)</sup>	0	18	V
PGOOD sink current		3	mA
Operating ambient temperature, T <sub>A</sub>	-40	105	°C
Input capacitance, C <sub>IN</sub> <sup>(5)</sup>	20		µF
Output capacitance, C <sub>OUT</sub>	min <sup>(6)</sup>	1000	µF

- (1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the [Electrical Characteristics](#).
- (2) The recommended minimum V<sub>IN</sub> is 3.8 V or (V<sub>OUT</sub> + 1 V), whichever is greater. See the [Voltage Dropout](#) section for more information.
- (3) The recommended maximum output voltage varies depending on input voltage. See the [Voltage Dropout](#) section for more information.
- (4) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- (5) Minimum C<sub>IN</sub> of 20 µF must be ceramic type.
- (6) The minimum amount of required output capacitance varies depending on the output voltage. See [Table 1](#).

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPSM53602	
		RDA (QFN)	
		15 PINS	
			UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	19.5	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(3)</sup>	1.0	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(4)</sup>	5.5	°C/W
T <sub>SHDN</sub>	Thermal shutdown temperature	165	°C
	Recovery temperature	148	°C

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The junction-to-ambient thermal resistance, R<sub>θJA</sub>, applies to devices soldered directly to a 75-mm x 75-mm four-layer PCB with 2-oz. copper and natural convection cooling. Additional airflow and PCB copper area reduces R<sub>θJA</sub>. For more information see the [Theta JA versus PCB Area](#) section.
- (3) The junction-to-top board characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> × P<sub>dis</sub> + T<sub>T</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> × P<sub>dis</sub> + T<sub>B</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

## 6.5 Electrical Characteristics

Limits apply over T<sub>A</sub> = –40°C to +105°C, V<sub>IN</sub> = 12 V, V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = I<sub>OUT</sub> maximum, (unless otherwise noted); C<sub>IN1</sub> = 2x10 μF, 50-V, 1206 ceramic; C<sub>IN2</sub> = 100 nF, 50-V, 0603 ceramic; C<sub>OUT</sub> = 3x22 μF, 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE (V<sub>IN</sub>)</b>						
V <sub>IN</sub>	Input voltage range	Over I <sub>OUT</sub> range	3.8 <sup>(1)</sup>		36	V
	V <sub>IN</sub> turn on	V <sub>IN</sub> increasing, I <sub>OUT</sub> = 0 A		3.55		V
	V <sub>IN</sub> turn off	V <sub>IN</sub> decreasing, I <sub>OUT</sub> = 0 A		3.05		V
I <sub>Q</sub>	Quiescent current	Non-switching, V <sub>FB</sub> = 1.2 V		24		μA
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = 0 V, I <sub>OUT</sub> = 0 A		5	10	μA
<b>INTERNAL LDO (V5V)</b>						
V5V	Internal LDO output voltage appearing at the V5V pin	6 V ≤ V <sub>IN</sub> ≤ 36 V	4.75	5	5.25	V
<b>FEEDBACK</b>						
V <sub>FB</sub>	Feedback voltage <sup>(2)</sup>	–40°C ≤ T <sub>J</sub> ≤ +125°C, I <sub>OUT</sub> = 0.75 A	0.985	1	1.015	V
	Load regulation	T <sub>A</sub> = +25°C, 0.5 A ≤ I <sub>OUT</sub> ≤ 2 A		0.06		%
	Line regulation	T <sub>A</sub> = +25°C, I <sub>OUT</sub> = 0.75 A, Over V <sub>IN</sub> range		0.15		%
I <sub>FB</sub>	Current into FB pin	FB = 1 V		0.2	50	nA
<b>CURRENT</b>						
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 25°C	0		2	A
I <sub>OUT</sub>	Over-current threshold			3.5		A
V <sub>HC</sub>	FB pin voltage required to trip short-circuit hiccup mode			0.4		V
t <sub>HC</sub>	Time between current-limit hiccup burst			94		ms
<b>ENABLE (EN PIN)</b>						
V <sub>EN-VCC-H</sub>	EN input level required to turn on internal LDO	Rising threshold			1	V
V <sub>EN-VCC-L</sub>	EN input level required to turn off internal LDO	Falling threshold	0.3			V
V <sub>EN-H</sub>	EN input level required to start switching	Rising threshold	1.2	1.23	1.26	V
V <sub>EN-HYS</sub>	Hysteresis below V <sub>EN-H</sub>	Falling		100		mV
I <sub>LKG-EN</sub>	Enable input leakage current	V <sub>EN</sub> = 3.3 V		0.2		nA

(1) The recommended minimum V<sub>IN</sub> is 3.8 V or (V<sub>OUT</sub> + 1 V), whichever is greater. See the [Voltage Dropout](#) section for more information.

(2) The overall output voltage tolerance will be affected by the tolerance of the external R<sub>FBT</sub> and R<sub>FBB</sub> resistors.

## Electrical Characteristics (continued)






Limits apply over  $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 3.3\text{ V}$ ,  $I_{OUT} = I_{OUT}$  maximum, (unless otherwise noted);  $C_{IN1} = 2 \times 10\ \mu\text{F}$ , 50-V, 1206 ceramic;  $C_{IN2} = 100\ \text{nF}$ , 50-V, 0603 ceramic;  $C_{OUT} = 3 \times 22\ \mu\text{F}$ , 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER GOOD (PGOOD PIN)</b>						
$V_{PG-HIGH-UP}$	$V_{OUT}$ rising (fault)	% of FB voltage		107		%
$V_{PG-HIGH-DN}$	$V_{OUT}$ falling (good)	% of FB voltage		105		%
$V_{PG-LOW-UP}$	$V_{OUT}$ rising (good)	% of FB voltage		94		%
$V_{PG-LOW-DN}$	$V_{OUT}$ falling (fault)	% of FB voltage		92		%
$R_{PG}$	Power-good flag $R_{DSON}$	$V_{EN} = 0\text{ V}$		35		$\Omega$
$V_{IN-PG}$	Minimum input voltage for proper PGOOD function	$50\text{-}\mu\text{A}$ , $EN = 0\text{ V}$			2	V
$V_{PG}$	PGOOD logic low output	$50\text{-}\mu\text{A}$ , $EN = 0\text{ V}$ , $V_{IN} = 2\text{ V}$			0.2	V
<b>PERFORMANCE</b>						
$\eta$	Efficiency	$I_{OUT} = 2\text{ A}$ , $T_A = 25^{\circ}\text{C}$		91		%
<b>SOFT START</b>						
$t_{SS}$	Internal soft-start time			4		ms
<b>SWITCHING FREQUENCY</b>						
$f_{SW-MAX}$	Max switching frequency	$I_{OUT} = 2\text{ A}$ , $T_A = 25^{\circ}\text{C}$		1.4 <sup>(3)</sup>		MHz

(3) The typical switching frequency of this device will change based on operating conditions. See the [Auto Mode](#) section for more information.






## 6.6 Typical Characteristics ( $V_{IN} = 5\text{ V}$ )

The typical characteristic data has been developed from actual products tested at  $T_A = 25^\circ\text{C}$ . This data is considered typical for the device.



### 6.7 Typical Characteristics ( $V_{IN} = 12\text{ V}$ )

The typical characteristic data has been developed from actual products tested at  $T_A = 25^\circ\text{C}$ . This data is considered typical for the device.





### 6.8 Typical Characteristics ( $V_{IN} = 24\text{ V}$ )

The typical characteristic data has been developed from actual products tested at  $T_A = 25^\circ\text{C}$ . This data is considered typical for the device.




Figure 11. Efficiency versus Output Current




Figure 12. Efficiency versus Output Current




Figure 13. Power Dissipation versus Output Current




Figure 14. Voltage Ripple versus Output Current




Figure 15. Safe Operating Area




Figure 16. Safe Operating Area

### 6.9 Typical Characteristics ( $V_{IN} = 36\text{ V}$ )

The typical characteristic data has been developed from actual products tested at  $T_A = 25^\circ\text{C}$ . This data is considered typical for the device.




Figure 17. Efficiency versus Output Current




Figure 18. Efficiency versus Output Current




Figure 19. Power Dissipation versus Output Current




Figure 20. Voltage Ripple versus Output Current




Figure 21. Safe Operating Area





Figure 22. Safe Operating Area

## 7 Detailed Description

### 7.1 Overview

The TPSM53602 is a full-featured, 36-V input, 2-A, synchronous step-down converter with PWM, MOSFETs, shielded inductor, and control circuitry integrated into a low-profile, over-molded package. The device integration enables small designs while providing the ability to adjust key parameters to meet specific design requirements. The TPSM53602 provides an output voltage range of 1 V to 7 V. An external resistor divider is used to adjust the output voltage to the desired value. The device provides accurate voltage regulation over a wide load range by using a precision internal voltage reference. Input undervoltage lockout is internally set at 3.55 V (typical), but can be adjusted upward using a resistor divider on the EN pin of the device. The EN pin can also be pulled low to put the device into standby mode to reduce input current draw. A power-good signal is provided to indicate when the output is within its nominal voltage range. Thermal shutdown and current limit features protect the device during an overload condition. A 15-pin, QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Adjusting the Output Voltage

A resistor divider connected to the FB pin (pin 9) sets the output voltage of the TPSM53602. The output voltage adjustment range is from 1 V to 7 V. [Figure 23](#) shows the feedback resistor connections for setting the output voltage. The recommended value of  $R_{FBT}$  is 10 k $\Omega$ . The value for  $R_{FBB}$  can be calculated using [Equation 1](#). [Table 1](#) lists the standard resistor values for several output voltages. The minimum required output capacitance for each output voltage is also included in [Table 1](#). The capacitance values listed represent the *effective* capacitance, taking into account the effects of DC bias and temperature variation.

$$R_{FBB} = \frac{10}{(V_{OUT} - 1)} \text{ (k}\Omega\text{)} \tag{1}$$




Figure 23. Setting the Output Voltage

Table 1. Setting the Output Voltage

$V_{OUT}$ (V)	$R_{FBB}$ (k $\Omega$ ) <sup>(1)</sup>	$C_{OUT(MIN)}$ ( $\mu$ F) (EFFECTIVE)	$V_{OUT}$ (V)	$R_{FBB}$ (k $\Omega$ ) <sup>(1)</sup>	$C_{OUT(MIN)}$ ( $\mu$ F) (EFFECTIVE)
1.0	open	150	3.0	4.99	46
1.1	100	137	3.3	4.32	42
1.2	49.9	125	4.0	3.32	34
1.3	33.2	114	4.5	2.87	30
1.4	24.9	105	5.0	2.49	27
1.5	20.0	98	5.5	2.21	24
1.8	12.4	80	6.0	2.00	22
2.0	10.0	72	6.5	1.82	20
2.5	6.65	56	7.0	1.65	19

(1)  $R_{FBT} = 10.0$  k $\Omega$

#### 7.3.2 Switching Frequency

The switching frequency of the TPSM53602 is set to 1.4 MHz, internal to the device. The switching frequency cannot be adjusted. When the load current is high enough and the device is operating in PWM mode, the device operates at a fixed frequency. As the load current drops and the device switches to PFM mode, the switching frequency is reduced resulting in reduced power dissipation. See the [Auto Mode](#) section for typical information on when the device switches from PWM mode to PFM mode.

### 7.3.3 Input Capacitors

The TPSM53602 requires a minimum input capacitance of 20  $\mu\text{F}$  ( $2 \times 10 \mu\text{F}$ ) of ceramic type. High-quality, ceramic-type X5R or X7R capacitors with sufficient voltage rating are recommended. TI recommends an additional 47  $\mu\text{F}$  of non-ceramic capacitance for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage.

**Table 2. Recommended Input Capacitors<sup>(1)</sup>**

VENDOR	SERIES	SIZE	PART NUMBER	CAPACITOR CHARACTERISTICS	
				VOLTAGE RATING (V)	CAPACITANCE <sup>(2)</sup> ( $\mu\text{F}$ )
Murata	X5R	1206	GRT31CR61H106ME01L	50	10
TDK	X5R	1206	CGA5L3X5R1H106M160AB	50	10
TDK	X7R	1206	CGA5L1X7R1H106K160AC	50	10
Murata	X7R	1210	GRM32ER71H106KA12L	50	10
TDK	X7R	1210	C3225X7R1H106M250AC	50	10

- (1) **Capacitor Supplier Verification, RoHS, Lead-free, and Material Details**  
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.
- (2) Standard capacitance values

### 7.3.4 Output Capacitors

Table 1 lists the TPSM53602 minimum output capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material contributes to differences between the standard rated value and the actual effective value of the capacitance.

When adding additional capacitance above  $C_{\text{OUT}(\text{min})}$ , the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two. See Table 3 for a preferred list of output capacitors by vendor.


**Table 3. Recommended Output Capacitors<sup>(1)</sup>**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			VOLTAGE RATING (V)	CAPACITANCE <sup>(2)</sup> ( $\mu\text{F}$ )	ESR <sup>(3)</sup> ( $\text{m}\Omega$ )
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X7R	GCM32ER70J476KE19L	6.3	47	2
Murata	X5R	GRM21BR61A476ME15L	10	47	2
TDK	X5R	C3216X5R1A476M160AB	10	47	2
Murata	X7R	GRM32ER71A476KE15L	10	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Kemet	X5R	C1210C107M4PAC7800	16	100	2
Panasonic	POSCAP	6TPE100MI	6.3	100	18
Panasonic	POSCAP	10TPF150ML	10	150	15
Panasonic	POSCAP	6TPF220M9L	6.3	220	9
Panasonic	POSCAP	6TPF330M9L	6.3	330	9
Panasonic	POSCAP	6TPE470MAZU	6.3	470	35

- (1) **Capacitor Supplier Verification, RoHS, Lead-free, and Material Details**  
Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.
- (2) Standard capacitance values.
- (3) Maximum ESR at 100 kHz, 25°C.

### 7.3.5 Output On/Off Enable (EN)


The voltage on the EN pin provides electrical ON/OFF control of the device. This input features precision thresholds, allowing the use of an external voltage divider to provide a programmable UVLO (see the [Programmable Undervoltage Lockout \(UVLO\)](#) section). Applying a voltage of  $V_{EN} \geq V_{EN-LDO-H}$  causes the device to enter standby mode, powering the internal LDO, but not producing an output voltage. Increasing the EN voltage to  $V_{EN-H}$  fully enables the device, allowing it to enter start-up mode and beginning the soft-start period. When the EN input is brought below  $V_{EN-H}$  by  $V_{EN-HYS}$ , the regulator stops running and enters standby mode. Further decrease in the EN voltage to below  $V_{EN-LDO-L}$  completely shuts down the device. [Figure 24](#) shows this behavior. The values for the various EN thresholds can be found in the [Electrical Characteristics](#) table.




**Figure 24. Precision Enable Behavior**

The EN pin cannot be open circuit or floating. The simplest way to enable the operation of the TPSM53602 is to connect the EN pin to VIN directly as shown in [Figure 25](#). This allows self start-up of the TPSM53602 when VIN is within the operation range.

If an application requires controlling the EN pin, an external logic signal can be used to drive EN pin as shown in [Figure 26](#). Applications using an open drain/collector device to interface with this pin require a pullup resistor to a voltage above the enable threshold.



**Figure 25. Enabling the Device**



**Figure 26. Typical Enable Control**

### 7.3.6 Programmable Undervoltage Lockout (UVLO)

The TPSM53602 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 3.55 V (typical) with a typical hysteresis of 500 mV.

If an application requires a higher UVLO threshold, a resistor divider can be placed between  $V_{IN}$ , the EN pin, and AGND as shown in Figure 27. The enable rising threshold ( $V_{EN-H}$ ) is 1.23 V (typ) with 100 mV (typ) hysteresis. Table 4 lists recommended resistor values for  $R_{ENT}$  and  $R_{ENB}$  to adjust the ULVO voltage.

To ensure proper start-up and reduce input current surges, TI recommends to set the UVLO threshold to approximately 80% to 85% of the minimum expected input voltage.




Figure 27. Adjustable UVLO

Table 4. Resistor Values for Adjusting UVLO

VIN UVLO (V)	6.5	10	15	20	25	30
$R_{ENT}$ (k $\Omega$ )	100	100	100	100	100	100
$R_{ENB}$ (k $\Omega$ )	23.7	14.3	9.09	6.65	5.23	4.32

### 7.3.7 Power Good (PGOOD)

The TPSM53602 has a built-in power-good signal (PGOOD) which indicates whether the output voltage is within its regulation range. The PGOOD pin is an open-drain output that requires a pullup resistor to a nominal voltage source of 18 V or less. The internal 5-V LDO output ( $V5V$  pin) can be used as the pullup voltage source. A typical pullup resistor value is between 10 k $\Omega$  and 100 k $\Omega$ . The maximum recommended PGOOD sink current is 3 mA.

Once the output voltage rises above 94% of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 92% or rises higher than 107% of the nominal set voltage. See Figure 28 for typical power-good thresholds.




Figure 28. Power-good Flag

### 7.3.8 Light Load Operation

In light load conditions, the device turns on the high-side MOSFET until the inductor current reaches a controlled minimum value of approximately 1 A. As the input voltage decreases, reducing the voltage headroom between  $V_{IN}$  and  $V_{OUT}$ , the amount of time required to reach this minimum current increases. During this time, additional energy flows from  $V_{IN}$  to  $V_{OUT}$ , resulting in increased output voltage ripple. To eliminate this behavior, the EN UVLO function must be used to maintain at least 1 V of headroom above  $V_{OUT}$ . Alternatively, additional output capacitance can be added to reduce the output voltage ripple in applications that operate at light loads with very low  $V_{IN}$  to  $V_{OUT}$  headroom.

### 7.3.9 Voltage Dropout

Voltage dropout is the difference between the input voltage and output voltage that is required to maintain output voltage regulation while providing the rated output current.

To ensure the TPSM53602 maintains output voltage regulation over the operating temperature range, the minimum  $V_{IN}$  is 3.8 V or ( $V_{OUT} + 1$  V), whichever is greater.

The TPSM53602 operates in a frequency foldback mode when the dropout voltage is less than the recommendation above. Frequency foldback reduces the switching frequency to allow the output voltage to maintain regulation as input voltage decreases. At light load, the TPSM53602 operates in PFM mode which is a reduced frequency operation. See the *Auto Mode* section for more information on PFM mode. Figure 29 through Figure 34 show typical dropout voltage and frequency foldback curves for 3.3 V, 5 V, and 7 V outputs at  $T_A = 25^\circ\text{C}$ .

**NOTE**

As ambient temperature increases, dropout voltage and frequency foldback occur at higher input voltage.




Figure 29. Voltage Dropout




Figure 30. Frequency Foldback






Figure 31. Voltage Dropout




Figure 32. Frequency Foldback




Figure 33. Voltage Dropout





Figure 34. Frequency Foldback

### 7.3.10 Overcurrent Protection (OCP)

The TPSM53602 is protected from overcurrent conditions. Cycle-by-cycle current limit is used for overloads while hiccup mode is used for short circuits. Hiccup mode is activated if a fault condition persists on the output. Hiccup mode reduces power dissipation under severe overcurrent conditions and prevents overheating and potential damage to the device. In hiccup mode, the regulator is shut down and kept off for 94 ms typical before the TPSM53602 tries to start again. If overcurrent or short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Once the fault is removed, the module automatically recovers with a normal soft-start power up.

The typical current limit threshold for the TPSM53602 varies slightly as a function of input voltage and output voltage. Figure 35 shows the typical current limit threshold for several output voltages over the input voltage range.



**Figure 35. Current Limit Threshold**

### 7.3.11 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 165°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 148°C typically.

## 7.4 Device Functional Modes

### 7.4.1 Active Mode



The TPSM53602 is in active mode when VIN is above the turnon threshold and the EN pin voltage is above the EN high threshold. The most direct way to enable the TPSM53602 is to connect the EN pin to VIN. This allows self start-up of the TPSM53602 when the input voltage is in the operation range of 3.8 V to 36 V. Connecting a resistor divider between VIN, EN, and AGND adjusts the UVLO to delay the turn on until VIN is closer to its regulated voltage.

### 7.4.2 Auto Mode

In auto mode, the device moves between Pulse-Width Modulation (PWM) and Pulse-Frequency Modulation (PFM) as the load changes. At light loads, the regulator operates in PFM mode. At higher loads, the mode changes to PWM mode. The typical load current for which the device moves from PFM to PWM can be found in Figure 36 and Figure 37. The output current at which the device changes modes depends on the input voltage and the output voltage. For output currents above the curve, the device is in PWM mode. If the curve is a solid line, the PWM switching frequency is 1.4 MHz nominal. If the curve is a dashed line, the PWM switching frequency is reduced due to the minimum on-time of the internal controller to maintain output voltage regulation. For currents below the curves, the device is in PFM mode. For applications where the switching frequency must be known for a given condition, the above mentioned effects must be carefully tested before the design is finalized.

In PWM mode, the regulator operates at a constant frequency using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM mode, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst and the actual switching frequency depends on the input voltage, output voltage, and load current. The frequency of these bursts is adjusted to regulate the output while diode emulation is used to maximize efficiency. This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. However, in this mode, expect larger output voltage ripple and variable switching frequency.



### 7.4.3 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPSM53602. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode, the standby current is 5  $\mu$ A typical.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPSM53602 is a synchronous, step-down, DC/DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A. The TPSM53602 can be configured in a negative output voltage, inverting buck-boost (IBB) topology. For more details, see the [Negative Output Voltage using the TPSM53602/3/4](#) application note. The following design procedure can be used to select components for the TPSM53602. Alternately, the WEBENCH® software can be used to generate complete designs. When generating a design, the WEBENCH® software uses an iterative design procedure and accesses comprehensive databases of components. See [www.ti.com](#) for more details.

### 8.2 Typical Application

The TPSM53602 only requires a few external components to convert from a wide input voltage supply range to a wide range of output voltages. [Figure 38](#) shows a basic TPSM53602 schematic for a typical design.



**Figure 38. TPSM53602 Typical Schematic**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in [Table 5](#) as the input parameters and follow the design procedures in the [Detailed Design Procedure](#) section.

**Table 5. Design Example Parameters**

DESIGN PARAMETER	VALUE
Input voltage $V_{IN}$	24 V typical
Output voltage $V_{OUT}$	5 V
Output current rating	2 A

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM53602 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.2.2 Output Voltage Setpoint

The output voltage of the TPSM53602 device is externally adjustable using a resistor divider. The recommended value of  $R_{FBT}$  is 10 k $\Omega$ . The value for  $R_{FBB}$  can be selected from [Table 1](#) or calculated using [Equation 2](#):

$$R_{FBB} = \frac{10}{(V_{OUT} - 1)} \text{ (k}\Omega\text{)} \quad (2)$$

For the desired output voltage of 5 V, the formula yields a value of 2.5 k $\Omega$ . Choose the closest available value of 2.49 k $\Omega$  for  $R_{FBB}$ .

### 8.2.2.3 Input Capacitors

The TPSM53602 requires a minimum input capacitance of 20  $\mu$ F (or  $2 \times 10 \mu$ F) ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 47  $\mu$ F of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of the input capacitors must be greater than the maximum input voltage.



For this design example, two 10- $\mu$ F, 50-V, ceramic capacitors are used.

### 8.2.2.4 Output Capacitor Selection

The TPSM53602 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See [Table 1](#) for the required output capacitance.

For this design example, two 47- $\mu$ F, 10-V, ceramic capacitors are used.

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPSM53602 is designed to operate from an input voltage supply range between 3.8 V and 36 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM53602 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few centimeters from the TPSM53602, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a 47- $\mu$ F electrolytic capacitor.

## 10 Layout

The performance of any switching power supply depends as much on the layout of the PCB as the component selection. The following guidelines help users design a PCB with the best power conversion performance, optimal thermal performance, and minimized generation of unwanted EMI.

### 10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 42 through Figure 44 shows a typical PCB layout. The following are some considerations for an optimized layout.

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Connect AGND to PGND at a single point.
- Place  $R_{FBT}$  and  $R_{FBB}$  as close as possible to the FB pin.
- Use multiple vias to connect the power planes to internal layers.

### 10.2 Layout Examples




Figure 42. Typical Top-Layer Layout




Figure 43. Typical Layer-2 Layout

### Layout Examples (continued)




Figure 44. Typical PGND Layer

### 10.3 Theta JA versus PCB Area

The amount of PCB copper affects the thermal performance of the device. Figure 45 shows the effects of copper area on the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the TPSM53602. The junction-to-ambient thermal resistance is plotted for a 4-layer PCB with PCB area from 30 cm<sup>2</sup> to 80 cm<sup>2</sup>.

To determine the required copper area for an application:

1. Determine the maximum power dissipation of the device in the application by referencing the power dissipation graphs in sections *Typical Characteristics (V<sub>IN</sub> = 5 V)* through *Typical Characteristics (V<sub>IN</sub> = 36 V)*.
2. Calculate the maximum  $R_{\theta JA}$  using Equation 3 and the maximum ambient temperature of the application.

$$R_{\theta JA} = \frac{(125^{\circ}\text{C} - T_{A(\text{max})})}{P_{D(\text{max})}} \text{ (}^{\circ}\text{C / W)} \tag{3}$$

3. Reference Figure 45 to determine the minimum required PCB area for the application conditions.




Figure 45.  $R_{\theta JA}$  versus PCB Area (per layer)




### 10.4 Package Specifications

TPSM53602		VALUE	UNIT
Weight		429	mg
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign		89.3
			MHrs

### 10.5 EMI


The TPSM53602 is compliant with EN55011 Class-B radiated emissions. Figure 46 and Figure 47 show typical examples of radiated emissions plots for the TPSM53602. The graphs include the plots of the antenna in the horizontal and vertical positions.

EMI plots were measured using the standard TPSM53602EVM with no input filter.



**Figure 46. Radiated Emissions 24-V Input, 5-V Output, 2-A Load**

**EMI (continued)**



**Figure 47. Radiated Emissions 12-V Input, 5-V Output, 2-A Load**

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM53602 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, [Negative Output Voltage using the TPSM53602/3/4](#) application report

#### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 11.5 Trademarks

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM53602RDAR	ACTIVE	B3QFN	RDA	15	1000	RoHS (In Work) & Green (In Work)	CU NIPDAU	Level-3-245C-168 HR	-40 to 125	TPSM53602	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# EXAMPLE BOARD LAYOUT


RDA0015A

B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 16X



SOLDER MASK DETAILS

4224086/C 03/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RDA0015A

B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15:  
56% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 16X

4224086/C 03/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated