

# 54F/74F547

## Octal Decoder/Demultiplexer With Address Latches and Acknowledge

### Description


The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active LOW and two active HIGH Enables to conserve address space. Also included is an active LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Address Storage Latches
- Multiple Enables for Address Extension
- Open Collector Acknowledge Output


Ordering Code: See Section 5

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)


### Logic Symbol



### Connection Diagrams



Pin Assignment  
for DIP and SOIC



Pin Assignment  
for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
A <sub>0</sub> -A <sub>2</sub>	Output Select Address Inputs	0.5/0.375
$\bar{E}_1$	Chip Enable Input (Active LOW)	0.5/0.375
E <sub>2</sub> , E <sub>3</sub>	Chip Enable Inputs	0.5/0.375
LE	Latch Enable Input	0.5/0.375
$\bar{RD}$	Read Acknowledge Input (Active LOW)	0.5/0.375
$\bar{WR}$	Write Acknowledge Input (Active LOW)	0.5/0.375
$\bar{ACK}$	Open Collector Acknowledge Output (Active LOW)	OC*/12.5
$\bar{O}_0$ - $\bar{O}_7$	Decoded Outputs (Active LOW)	25/12.5

\*OC = Open Collector



### Functional Description

When enabled, the 'F547 accepts the  $A_0$ - $A_2$  Address inputs and decodes them to select one of eight active LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the  $A_0$ - $A_2$  address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip

enable functions is not required, LE and  $\bar{E}_1$  can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open collector Acknowledge ( $\overline{ACK}$ ) output is normally HIGH (i.e. OFF) and goes LOW when  $\bar{E}_1$ ,  $E_2$  and  $E_3$  are all active and either the Read ( $\overline{RD}$ ) or Write ( $\overline{WR}$ ) input is LOW, as indicated in the Acknowledge Truth Table.

### Acknowledge Truth Table

Inputs					Output
$\bar{E}_1$	$E_2$	$E_3$	$\overline{RD}$	$\overline{WR}$	$\overline{ACK}$
H	X	X	X	X	H
X	L	X	X	X	H
X	X	L	X	X	H
L	H	H	H	H	H
L	H	H	L	X	L
L	H	H	X	L	L

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial

### Latch and Output Status Table

Inputs				Latch	Decoder
$\bar{E}_1$	$E_2$	$E_3$	LE	Status	Outputs
L	H	H	H	Transparent	—
L	H	H	L	Storing	Selected Output LOW
H	X	X	X	Storing	All Outputs HIGH
X	L	X	X	Storing	All Outputs HIGH
X	X	L	X	Storing	All Outputs HIGH


[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

### Decoder Truth Table\*

Inputs			Outputs							
$A_2$	$A_1$	$A_0$	$\bar{O}_0$	$\bar{O}_1$	$\bar{O}_2$	$\bar{O}_3$	$\bar{O}_4$	$\bar{O}_5$	$\bar{O}_6$	$\bar{O}_7$
L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	H	H	H	H	H	H
L	H	L	H	H	L	H	H	H	H	H
L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	H	H	H	L	H	H	H
H	L	H	H	H	H	H	H	L	H	H
H	H	L	H	H	H	H	H	H	L	H
H	H	H	H	H	H	H	H	H	H	L

\*Assuming  $\bar{E}_1$ , LOW;  $E_2$  and  $E_3$ , HIGH

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions
		Min	Typ	Max		
I <sub>CC</sub>	Power Supply Current		17	25	mA	V <sub>CC</sub> = Max



**AC Characteristics:** See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} =$ Mil $C_L = 50\text{ pF}$		$T_A, V_{CC} =$ Com $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $\overline{O}_n$	4.0	7.0	9.0	3.0	10.5	4.0	10.0	ns	3-1 3-10
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{E}_1$ to $\overline{O}_n$	4.0	6.5	8.5	3.0	10.0	4.0	9.5	ns	3-1 3-4
$t_{PLH}$ $t_{PHL}$	Propagation Delay LE to $\overline{O}_n$	4.0	7.5	9.5	4.0	11.5	4.0	10.5	ns	3-1 3-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay $E_2$ or $E_3$ to $\overline{O}_n$	5.0	8.5	11.0	4.5	12.5	5.0	12.0	ns	3-1 3-3
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{E}_1, \overline{RD}$ or $\overline{WR}$ to $\overline{ACK}$	6.5	11.0	14.0	6.5	16.0	6.5	15.0	ns	3-1 3-4
$t_{PLH}$ $t_{PHL}$	Propagation Delay $E_2$ or $E_3$ to $\overline{ACK}$	8.0	13.0	16.5	8.0	18.5	8.0	17.5	ns	3-1 3-3

**AC Operating Requirements:** See Section 3 for waveforms

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A, V_{CC} =$ Mil		$T_A, V_{CC} =$ Com			
		Min	Typ	Max	Min	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW $A_n$ to LE	5.0			5.0		5.0		ns	3-15
		5.0			5.0		5.0			
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW $A_n$ to LE	6.0			6.0		6.0			
$t_w(H)$	LE Pulse Width, HIGH	6.0			6.0		6.0		ns	3-7



Symbol	Parameter		Limits <sup>2</sup>			Units	V <sub>CC</sub> <sup>4</sup>	Conditions <sup>2</sup>	
			Min	Typ <sup>3</sup>	Max				
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal over Recommended V <sub>CC</sub> and T <sub>A</sub> Range	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal over Recommended V <sub>CC</sub> and T <sub>A</sub> Range	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH Voltage Std/3-State <sup>6</sup>	Mil	2.5	3.4		V	Min	I <sub>OH</sub> = -1 mA	
		Com <sup>7</sup>	2.7	3.4					
	Output HIGH Voltage 3-State/Line Driver <sup>6</sup>	Mil	2.4	3.3		V	Min	I <sub>OH</sub> = -3 mA	
		Com <sup>7</sup>	2.7	3.3					
	Output HIGH Voltage Line Driver <sup>6</sup>	Mil	2.0	3.2		V	Min	I <sub>OH</sub> = -12 mA	
		Com <sup>7</sup>	2.0	3.1				I <sub>OH</sub> = -15 mA	
V <sub>OL</sub>	Output LOW Voltage Standard <sup>6</sup>	Mil		0.30	0.5	V	Min	I <sub>OL</sub> = 20 mA	
		Com		0.30	0.5				
	Output LOW Voltage 3-State <sup>6</sup>	Mil		0.30	0.5	V	Min	I <sub>OL</sub> = 20 mA	
		Com		0.35	0.5			I <sub>OL</sub> = 24 mA	
	Output LOW Voltage Line Driver <sup>6</sup>	Mil		0.38	0.55	V	Min	I <sub>OL</sub> = 48 mA	
		Com		0.42	0.55			I <sub>OL</sub> = 64 mA	
I <sub>IH</sub>	Input HIGH Current	0.5 U.L.			20	μA	Max	V <sub>IN</sub> = 2.7 V	I <sub>IH</sub> = 40 μA Multiplied by Input HIGH U.L. Shown on Data Sheet
		n U.L.			n(40)				
	Input HIGH Current Breakdown Test, Std Inputs					100	μA	Max	
Input HIGH Current Breakdown Test, Transceivers					1.0	mA	Max	V <sub>IN</sub> = 5.5 V	
I <sub>IL</sub>	Input LOW Current	0.375 U.L.			-0.6	mA	Max	I <sub>IL</sub> = -1.6 mA Multiplied by Input LOW U.L. Shown on Data Sheet, V <sub>IN</sub> = 0.5 V	
		n U.L.			n(-1.6)				
I <sub>OZH</sub>	3-State Output OFF Current HIGH				50	μA	Max	V <sub>OUT</sub> = 2.7 V	
I <sub>OZL</sub>	3-State Output OFF Current LOW				-50	μA	Max	V <sub>OUT</sub> = 0.5 V	
I <sub>OH</sub>	Open Collector Output Leakage Current				100	μA	Min	V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub>	
I <sub>OS</sub> <sup>5</sup>	Output Short-Circuit Current	Std/3-State <sup>6</sup>	-60	-150		mA	Max	V <sub>OUT</sub> = 0 V	
		Line Driver <sup>6</sup>	-100	-225					

1. Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

2. Unless otherwise stated on individual data sheets.

3. Typical characteristics refer to T<sub>A</sub> = +25°C and V<sub>CC</sub> = +5.0 V.

4. Min and Max refer to the values listed in the table of recommended operating conditions.

5. For I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


6. Refers to the type of output pull-up/pulldown circuitry used for the particular device. Standard outputs may be identified by an Output HIGH/LOW fan-out of 25/12.5 U.L.; 3-State outputs may be identified by an Output HIGH/LOW fan-out of 75/15 (12.5) U.L.; Line Driver outputs may be identified by an Output HIGH/LOW fan-out of 75/40 (30) U.L.

7. Refers to ±5% V<sub>CC</sub> specifications. ±10% V<sub>CC</sub> Commercial limits are the same as the Military limits.



# Ordering Information/ Package Outlines

The Product Index and Selection Guide in Section 1 lists only the basic device numbers. This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Package	Package Code	Temperature Range	Temperature Code
Plastic DIP	P	Commercial 0°C to +70°C	C
Slim Plastic DIP	SP		
Ceramic DIP	D	Military -55°C to +125°C	M
Slim Ceramic DIP	SD		
Flatpak	F		
Ceramic Leadless Chip Carrier (LCC)	L1		
Plastic Chip Carrier (PCC)	Q		
Small Outline, 150 mils (SOIC)	S		
Small Outline, 300 mils (SOIC)	V		

[www.datasheetcatalog.com](http://www.datasheetcatalog.com)

## Package Outlines

The package outlines indicated above are shown in the detailed outline drawings in this section.