

MITSUBISHI LSTTLs M74LS109AP

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

DESCRIPTION

The M74LS109AP is a semiconductor integrated circuit containing 2 J-K positive edge-triggered flip-flop circuits with discrete terminals for clock input T, inputs J and \bar{K} , and direct set and reset inputs \bar{S}_D and \bar{R}_D .

FEATURES

- Positive edge-triggering
- Each flip-flop can be used independently
- Direct set and reset inputs
- J and \bar{K} inputs
- Q and \bar{Q} outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.


FUNCTIONAL DESCRIPTION

When T changes from low to high, the J and \bar{K} signals immediately before the change emerge in outputs Q and \bar{Q} in accordance with the function table. By using \bar{S}_D and \bar{R}_D , this IC can be made into a direct R-S flip-flop. When both \bar{S}_D and \bar{R}_D are low, $Q = \bar{Q} = \text{high}$. However, when both of them change to high at the same time, the status of Q and \bar{Q} cannot be anticipated. For use as a J-K flip-flop, \bar{S}_D and \bar{R}_D must be kept in high. By connecting J and \bar{K} , this IC can be used as a D-type flip-flop.

FUNCTION TABLE (Note 1)


\bar{S}_D	\bar{R}_D	T	J	\bar{K}	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	L	X	X	Q^0	\bar{Q}^0
H	H	↑	L	L	L	H
H	H	↑	H	L	Toggle	
H	H	↑	L	H	Q^0	\bar{Q}^0
H	H	↑	H	H	H	L

PIN CONFIGURATION (TOP VIEW)



Outline 16P4

LOGIC DIAGRAM (EACH FLIP-FLOP)



Note 1 ↑ : Transition from low to high-level (positive edge trigger)

Q^0 : Level of Q before the indicated steady-state input conditions were established.

\bar{Q}^0 : Level of \bar{Q} before the indicated steady-state input conditions were established.

Toggle : complement of previous state with 1 transition of output

X : Irrelevant

* : $Q = \bar{Q} = \text{high}$ when $\bar{S}_D = \bar{R}_D = \text{low}$ and so when both \bar{S}_D and \bar{R}_D are set high, the status of Q and \bar{Q} cannot be anticipated.

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		-0.5 ~ +7	V
V_i	Input voltage		-0.5 ~ +5.5	V
V_O	Output voltage	High-level state	-0.5 ~ V_{CC}	V
T_{opr}	Operating free-air ambient temperature range		-20 ~ +75	$^\circ\text{C}$
T_{stg}	Storage temperature range		-65 ~ +150	$^\circ\text{C}$

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage		4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geq 2.7\text{V}$	0		-400	μA
I_{OL}	Low-level output current	$V_{OL} \leq 0.4\text{V}$	0		4	mA
		$V_{OL} \leq 0.5\text{V}$	0		8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ *	Max	
V_{IH}	High-level input voltage			2			V
V_{IL}	Low-level input voltage					0.8	V
V_{IC}	Input clamp voltage		$V_{CC} = 4.75\text{V}$, $I_{IC} = -18\text{mA}$			-1.5	V
V_{OH}	High-level output voltage		$V_{CC} = 4.75\text{V}$, $V_I = 0.8\text{V}$ $V_I = 2\text{V}$, $I_{OH} = -400\mu\text{A}$	2.7	3.4		V
V_{OL}	Low-level output voltage		$V_{CC} = 4.75\text{V}$ $V_I = 0.8\text{V}$, $V_I = 2\text{V}$	$I_{OL} = 4\text{mA}$	0.25	0.4	V
				$I_{OL} = 8\text{mA}$	0.35	0.5	V
I_{IH}	High-level input current	J, K, T	$V_{CC} = 5.25\text{V}$, $V_I = 2.7\text{V}$			20	μA
		S_D, R_D				40	
	Low-level input current	J, K, T	$V_{CC} = 5.25\text{V}$, $V_I = 10\text{V}$			0.1	mA
		S_D, R_D				0.2	
I_{IL}	Low-level input current	J, K, T	$V_{CC} = 5.25\text{V}$, $V_I = 0.4\text{V}$			-0.4	mA
I_{OS}	Short-circuit output current (Note 2)		$V_{CC} = 5.25\text{V}$, $V_O = 0\text{V}$	-20		-100	mA
I_{CC}	Supply current		$V_{CC} = 5.25\text{V}$, (Note 3)		4	8	mA

* : All typical values are at $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$


Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: The supply current should be measured with Q and \bar{Q} alternately set high and with T set low during actual measurement.

SWITCHING CHARACTERISTICS ($V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
f_{max}	Maximum clock frequency		$C_L = 15\text{pF}$ (Note 4)	25	45		MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from T to Q, \bar{Q}				10	25	ns
t_{PHL}	Low-to-high-level, high-to-low-level output propagation time, from T to Q, \bar{Q}				12	40	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from S_D, R_D to Q, \bar{Q}				11	25	ns
t_{PHL}	Low-to-high-level, high-to-low-level output propagation time, from S_D, R_D to Q, \bar{Q}				10	40	ns

Note 3: Measurement circuit




- (1) The pulse generator (PG) has the following characteristics:
 $\text{PRR} = 1\text{MHz}$, $t_r = 6\text{ns}$, $t_f = 6\text{ns}$, $t_w = 500\text{ns}$,
 $V_p = 3V_{pp}$, $Z_0 = 50\Omega$.
- (2) C_L includes probe and jig capacitance.

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

TIMING REQUIREMENTS ($V_{CC} = 5\text{ V}$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_w(T_H)$	Clock input T high pulse width		25	11		ns
$t_w(\overline{S_D}, \overline{R_D})$	Direct set, reset pulse width		25	4		ns
$t_{su}(H)$	Setup time high to T		20	19		ns
$t_{su}(L)$	Setup time low to T		20	7		ns
$t_h(H)$	Hold time high to T		5	-2		ns
$t_h(L)$	Hold time low to T		5	-16		ns


TIMING DIAGRAM (Reference level = 1.3V)



Note 4: The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE

Typical circuit for converting asynchronous signal into synchronous signal and rise/fall differential circuit




Note 5: The waveforms indicated by the dotted lines apply when reading with the next clock without observing the set-up time to T.

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

