

# TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD X 8 BIT CMOS STATIC RAM TC5563APL-10, TC5563APL-12  
SILICON GATE CMOS TC5563APL-15

PRELIMINARY

## DESCRIPTION


The TC5563APL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When CE<sub>2</sub> is a logical low or CE<sub>1</sub> is a logical high, the device is placed in low power standby mode in which standby current is 2μA typically. The TC5563APL has three control inputs. Two chip enables (CE<sub>1</sub>, CE<sub>2</sub>) allow for device selection and data retention control, and an output enable input

## FEATURES

- Low Power Dissipation  
27.5mW/MHz (Max.) Operating
- Standby Current : 100μA (Max.) Ta = 70°C
- Access Time  
TC5563APL-10 : 100ns (Max.)  
TC5563APL-12 : 120ns (Max.)  
TC5563APL-15 : 150ns (Max.)
- 5V Single Power Supply

## PIN CONNECTION (TOP VIEW)



## PIN NAMES

A <sub>0</sub> ~A <sub>12</sub>	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE <sub>1</sub> , CE <sub>2</sub>	Chip Enable Inputs
I/O <sub>1</sub> ~I/O <sub>8</sub>	Data Input/Output
V <sub>DD</sub>	Power (+ 5V)
GND	Ground
N. C.	No Connection

(OE) provides fast memory access. Thus the TC5563APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC5563APL also features pin compatibility with the 64k bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems.


The TC5563APL is offered in a dual-in-line 28 pin 0.3 inch width plastic package.

- Power Down Features : CE<sub>2</sub>, CE<sub>1</sub>
- Fully Static Operation
- Data Retention Supply Voltage : 2.0~5.5V
- Directly TTL Compatible
  - : All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package(SOP)	*TC5565AFL

\* ) See TC5565APL Technical Date.

## BLOCK DIAGRAM



# TC5563APL-10, TC5563APL-12 TC5563APL-15

## OPERATION MODE

OPERATION MODE	CE <sub>1</sub>	CE <sub>2</sub>	OE	R/W	I/O <sub>1</sub> ~I/O <sub>8</sub>	POWER
Read	L	H	L	H	D <sub>OUT</sub>	I <sub>DD0</sub>
Write	L	H	*	L	D <sub>IN</sub>	I <sub>DD0</sub>
Output Deselect	L	H	H	H	High-Z	I <sub>DD0</sub>
Standby	H	*	*	*	High-Z	I <sub>DD5</sub>
	*	L	*	*	High-Z	I <sub>DD5</sub>

\* : H or L

## MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>I/O</sub>	Input and Output Voltage	-0.5~V <sub>DD</sub> +0.5	V
P <sub>D</sub>	Power Dissipation	0.8	W
T <sub>solder</sub>	Soldering Temperature	260~10	°C·Sec
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	0~70	°C

\* : -3.0V at pulse width 50ns

## D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	—	V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	—	0.8	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	—	5.5	V

\* : -3.0V at pulse width 50ns

## D. C. and OPERATING CHARACTERISTICS (Ta=0~70°C, V<sub>DD</sub>=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0~V <sub>DD</sub>		—	—	± 10	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V		-10	—	—	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V		4.0	—	—	mA	
I <sub>LO</sub>	Output Leakage Current	CE <sub>1</sub> = V <sub>IH</sub> or CE <sub>2</sub> = V <sub>IL</sub> or R/W = V <sub>IL</sub> or OE = V <sub>IH</sub> V <sub>OUT</sub> = 0~V <sub>DD</sub>		—	—	± 1.0	μA	
I <sub>DD1</sub>	Operating Current	V <sub>DD</sub> = 5.5V	t <sub>cycle</sub> = 1.0μs	—	—	10	mA	
		CE <sub>1</sub> = V <sub>IL</sub>	TC5563APL-10	—	—	45	mA	
		CE <sub>2</sub> = V <sub>IH</sub>	TC5563AFL-10	t <sub>cycle</sub> = 100ns	—	—	mA	
		Other input = V <sub>IH</sub> /V <sub>IL</sub>	TC5563APL-12	t <sub>cycle</sub> = 120ns	—	—	40	mA
		I <sub>OUT</sub> = 0mA	TC5563AFL-12	t <sub>cycle</sub> = 150ns	—	—	35	mA
		V <sub>DD</sub> = 5.5V	TC5563APL-15	t <sub>cycle</sub> = 1.0μs	—	—	5	mA
I <sub>DD2</sub>	Operating Current	CE <sub>1</sub> = 0.2V	TC5563AFL-10	t <sub>cycle</sub> = 100ns	—	—	40	mA
		CE <sub>2</sub> = V <sub>DD</sub> -0.2V	TC5563APL-12	t <sub>cycle</sub> = 120ns	—	—	35	mA
		Other input = V <sub>DD</sub> -0.2V/0.2V	TC5563AFL-12	t <sub>cycle</sub> = 150ns	—	—	30	mA
		I <sub>OUT</sub> = 0mA	TC5563APL-15	t <sub>cycle</sub> = 1.0μs	—	—	3	mA
		V <sub>DD</sub> = 5.5V	TC5563AFL-15	t <sub>cycle</sub> = 100ns	—	—	100	μA
		V <sub>DD</sub> = 3.0V	TC5563APL-15	t <sub>cycle</sub> = 120ns	—	—	50	μA
I <sub>DDS1</sub>	Standby Current	CE <sub>1</sub> = V <sub>IH</sub> or CE <sub>2</sub> = V <sub>IL</sub>		—	—	3	mA	
*I <sub>DDS2</sub>	Standby Current	CE <sub>1</sub> = V <sub>DD</sub> -0.2V or CE <sub>2</sub> = 0.2V	V <sub>DD</sub> = 5.5V	—	2	100	μA	
			V <sub>DD</sub> = 3.0V	—	1	50		

\* : In standby mode with CE<sub>1</sub> ≥ V<sub>DD</sub>-0.2V, these specification limits are guaranteed under the condition of CE<sub>2</sub> ≥ V<sub>DD</sub>-0.2V or CE<sub>2</sub> ≤ 0.2V.

# TC5563APL-10, TC5563APL-12 TC5563APL-15

## **CAPACITANCE** (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	10	pF

Note : This parameter periodically sampled is not 100% tested.

## **A. C. CHARACTERISTICS** (Ta=0~70°C, V<sub>DD</sub>=5V±10%)

### Read Cycle

SYMBOL	PARAMETER	TC5563APL-10		TC5563APL-12		TC5563APL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	100	—	120	—	150	—	ns
t <sub>ACC</sub>	Address Access Time	—	100	—	120	—	150	ns
t <sub>C01</sub>	CE1 Access Time	—	100	—	120	—	150	ns
t <sub>C02</sub>	CE2 Access Time	—	100	—	120	—	150	ns
t <sub>OE</sub>	Output Enable to Output Valid	—	50	—	60	—	70	ns
t <sub>COE</sub>	Chip Enable (CE1, CE2) to Output in Low-Z	10	—	10	—	15	—	ns
t <sub>OEZ</sub>	Output Enable to Output in Low-Z	5	—	5	—	5	—	ns
t <sub>OB</sub>	Chip Enable (CE1, CE2) to Output in High-Z	—	35	—	40	—	50	ns
t <sub>OHD</sub>	Output Enable to Output in High-Z	—	35	—	40	—	50	ns
t <sub>OH</sub>	Output Data Hold Time	20	—	20	—	20	—	ns

### Write Cycle

SYMBOL	PARAMETER	TC5563APL-10		TC5563APL-12		TC5563APL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	100	—	120	—	150	—	ns
t <sub>WPW</sub>	Write Pulse Width	60	—	70	—	90	—	ns
t <sub>CW</sub>	Chip Selection to End of Write	80	—	85	—	100	—	ns
t <sub>AS</sub>	Address Set up Time	0	—	0	—	0	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>OWH</sub>	R/W to Output in High-Z	—	35	—	40	—	50	ns
t <sub>OEW</sub>	R/W to Output in Low-Z	5	—	5	—	10	—	ns
t <sub>OS</sub>	Data Set up Time	40	—	50	—	60	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	ns


## **A. C. TEST CONDITIONS**

- Output Load : 100pF+1 TTL Gate
- Input Pulse Level : 0.6V, 2.4V
- Timing Measurement V<sub>IN</sub> : 0.8V, 2.2V
- Reference Level V<sub>OUT</sub> : 0.8V, 2.2V
- t<sub>r</sub>, t<sub>f</sub> : 5ns


# TC5563APL-10, TC5563APL-12 TC5563APL-15

## TIMING WAVEFORMS

- READ CYCLE (1)




- WRITE CYCLE 1 (4) (R/W Controlled Write)




# TC5563APL-10, TC5563APL-12 TC5563APL-15

- WRITE CYCLE 2 (4) ( $\overline{CE}_1$  Controlled Write)



- WRITE CYCLE 3 (4) ( $CE_2$  Controlled Write)



# TC5563APL-10, TC5563APL-12 TC5563APL-15

Note :


1. R/W is High for Read cycle.
2. Assuming that  $\overline{CE}_1$  Low transition of  $\overline{CE}_2$  High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}_1$  High transition or  $\overline{CE}_2$  Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

## DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	—	5.5	V
$I_{DCS2}$	Standby Supply Current	$V_{DD}=3.0V$	—	—	50 $\mu A$
		$V_{DD}=5.5V$	—	—	100 $\mu A$
$t_{CDR}$	Chip Deselection to Data Retention Mode	0	—	—	$\mu s$
$t_R$	Recovery Time	$t_{RC}^*$	—	—	$\mu s$

\* : Read cycle time.

- $\overline{CE}_1$  Controlled Data Retention Mode (1)



- $\overline{CE}_2$  Controlled Data Retention Mode (3)



# TC5563APL-10, TC5563APL-12 TC5563APL-15

Note:

1. In  $\overline{CE}_1$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE_2 \leq 0.2V$  or  $CE_2 \geq V_{DD} - 0.2V$ .
2. If the  $V_{IH}$  of  $\overline{CE}_1$  is 2.2V in operation,  $I_{DD1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.
3. In  $CE_2$  controlled data retention mode, minimum standby current mode is achieved under the condition of  $CE_2 \leq 0.2V$ .

## DEVICE INFORMATION

The TC5563APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on  $V_{DD}/GND$  lines. Thus the use of about  $0.1\mu F$ . decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

# TC5563APL-10, TC5563APL-12 TC5563APL-15

## OUTLINE DRAWINGS

- DIP 28 PIN OUTLINE DRAWING (6D28A-P)



Note : Lead pitch is 2.54 and tolerance is  $\pm 0.25$  against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.  
©May, 1986 Toshiba Corporation