MSM5299C (80 outputs)

OKI Semiconductor MSM5298A

68-DOT COMMON DRIVER

GENERAL DESCRIPTION

The MSM5298A is a dot matrix LCD common driver LSI which is fabricated using low power CMOS metal gate technology. This LSI consists of 68-bit bidirectional shift register, 68-bit level shifter and 68-bit 4-level driver.


This LSI has 68 output pins to be connected to the LCD. By connecting two or more MSM5298As in series, this LSI is applicable to a wide LCD panel.

FEATURES


 Supply voltage 	: 4.5 to 5.5V
 LCD driving voltage 	: 8 to 28V
• Applicable LCD duty	: 1/64 to 1/256
• Applicable segment driver	: MSM5299A (80 outputs),
 Package options: 	-
$00 \times 10^{-1} \times 10^{-1} \times 0000 $	DOD D 1400 0 00 V (Dreader

80-pin plastic QFP	(QFP80-P-1420-0.80-K)	(Product name : MSM5298AGS-K)
80-pin plastic QFP	(QFP80-P-1420-0.80-BK)	(Product name : MSM5298AGS-BK)


BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



80-Pin Plastic QFP



ABSOLUTE MAXIMUM RATINGS

				$(V_{SS} = 0 V)$
Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V _{DD}	Ta = 25°C	–0.3 to +6	V
Supply Voltage (2)	V _{LCD}	$Ta = 25^{\circ}C, V_{DD} - V_{EE}^{*1}$	0 to +30	V
Input Voltage	VI	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Storage Temperature	T _{STG}		-55 to +150	0°

*1 VDD2V1>V2>V5>VEE

RECOMMENDED OPERATING CONDITIONS

				$(V_{SS} = 0 V)$
Parameter	Symbol	Condition	Range	Unit
Supply Voltage (1)	V _{DD}	—	4.5 to 5.5	V
Supply Voltage (2)	V _{LCD}	V _{DD} -V _{EE} *1	8 to 28	V
Operating Temperature	T _{op}	—	-20 to +85	٥C

*1 $V_{DD} \ge V_1 > V_2 > V_5 > V_{EE}$

ELECTRICAL CHARACTERISTICS

DC Characteristics


 $(V_{DD} = 5V \pm 10\%, Ta = -20 \text{ to } +85^{\circ}\text{C})$ Parameter Symbol Condition Min. Тур. Max. Unit *1 "H" Input Voltage 0.8Vpp V Vih ____ VDD *1 "L" Input Voltage VII 0.2Vpp V Vss ^{*1} $V_{I} = V_{DD}, V_{DD} = 5.5V$ "H" Input Current 1 Ι_Η ____ μA ____ *1 "L" Input Current $V_{I} = 0V, V_{DD} = 5.5V$ -1 III -____ ____ μA *2 "H" Output Voltage Voh $I_0 = -0.4 \text{mA}, V_{DD} = 4.5 \text{V}$ V_{DD} – 0.4 V ____ ____ *2 V "L" Output Voltage 0.4 Vol $I_0 = 0.4 \text{mA}, V_{DD} = 4.5 \text{V}$ ____ ____ $V_{DD} - V_{EE} = 23V, V_{DD} = 4.5V$ *4 **ON Resistance** R_{ON} ____ 1.5 3 kΩ *3 $|V_N - V_0| = 0.25V$ $f_{CP} = 14 \text{kHz}, V_{DD} = 5.5 \text{V}$ Supply Current 100 IDD ____ μA ____ $V_{DD} - V_{FF} = 23V$, No load Input Capacitance Cı 5 pF f = 1MHz

*1 Applicable to CP, IO₁, IO₆₈, SHL, DF, DISP OFF.

*2 Applicable to IO₁, IO₆₈. *3 $V_N = V_{DD}$ to V_{EE} , $V_2 = \frac{1}{15}$ ($V_{DD} - V_{EE}$), $V_5 = \frac{14}{15}$ ($V_{DD} - V_{EE}$), $V_{DD} = V_1$ *4 Applicable to O₁ to O₆₈.

Switching Characteristics

		$(V_{DD} = 5V \pm 10\%, Ta = -20 \text{ to } +85^{\circ}C, C_{L} = 15 \text{pF})$				
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
"H" , "L" Propagation	t _{PLH}				250	20
Delay Time	t _{PHL}	—			200	ns
Clock Frequency	f _{CP}	—	—	—	1	MHz
Clock Pulse Width	t _{W(CP)}	—	125	—	—	ns
Data Setup Time	+.		100			20
IO ₁ (IO ₆₈)→CP	t SETUP	—	100	_		ns
Data Hold Time			100			20
$CP \rightarrow IO_1(IO_{68})$	t _{HOLD}	— 1	100	_		ns
Clock Pulse Rise/Fall Time	t _{r(CP})	_			50	20
UIUUK FUISE NISE/FAIL TIITE	t _{f(CP})				50	ns



FUNCTIONAL DESCRIPTION

Pin Functional Description

• IO1, IO68, SHL

 IO_1 and IO_{68} are 68-bit bidirectional shift register input/output pins. The shifting direction is selected by the SHL pin. Refer to the table below.

SHL	Shifting direction	IO1/IO68	Input/ output	Description
	0 0	IO ₁	Input	The scanning data from the LCD controller LSI is input into IO1 synchronized with the clock pulse.* $^{\rm 1}$
L	$\begin{array}{c c} 0_1 \rightarrow 0_{68} \\ \hline \\ IO_{68} \\ OL \end{array}$		Output	Shift register contents output pin. The data which is input into IO_1 is output from IO_{68} with 68 bit's delay, synchronized with the clock pulse.
Н	0 0	10 ₆₈	Input	The scanning data from the LCD controller LSI is input into $\rm IO_{68}$ synchronized with the clock pulse.* ¹
$H \qquad 0_{68} \rightarrow 0_1$		10 ₁	Output	Shift register contents output pin. The data which is input into IO_{68} is output from IO_1 with 68 bit's delay, synchronized with the clock pulse.

*1 The combination of the scanning data, IO_1 or IO_{68} , and the LCD driving output, O_1 to O_{68} , is shown in the table below.

10 ₁ , 10 ₆₈	LCD driving output			
"H"	Select level	(V ₁ , V _{EE})		
"L"	Non-select level	(V ₂ , V ₅)		

• CP

Clock pulse input pin for 68-bit bidirectional shift register. The data is shifted to 68-bit bidirectional shift register at the falling edge of the clock pulse.

• DF

Alternate signal input pin for LCD driving.

• V_{DD}, V_{SS}

Supply voltage pins. V_{DD} should be 4.5 to 5.5V. V_{SS} is a ground pin. ($V_{SS} = 0V$).

DISP OFF

Control input pin for display data output level (O_1 to O_{68}). V_1 level is output from O_1 to O_{68} pin during "L" level input. Refer to Truth Table.

• V₁, V₂, V₅, V_{EE}

Bias supply voltage pins to drive the LCD. The V_1 pin can be separated from the V_{DD} pin.

• O₁ - O₆₈

Display data output pins which correspond to each bit of the 68-bit bidirectional shift register. One of the four levels, V_1 , V_2 , V_5 and V_{EE} , is selected based on the combination of the latched data level and DF signal. (Refer to Truth Table.)

Connect these outputs to the common side of the LCD panel.

Truth Table

DF	Shift register data	DISP OFF	Driver output level (O_1 to O_{68})
L	L	Н	V ₂
L	Н	Н	V _{EE}
Н	L	Н	V5
Н	Н	н	V ₁
Х	Х	L	V ₁

X : Don't care

NOTES ON USE (when turning the power ON or OFF)

The LCD drivers of this IC require a high voltage. For this reason, if a high voltage is applied to the LCD drivers with the logic power supply floating, excess current flows. This may damage the IC.


Be sure to follow the sequence below when turning the power ON or OFF.

Power ON : Logic circuits ON \rightarrow LCD drivers ON, or both ON at a time

Power OFF : LCD drivers OFF \rightarrow logic circuits OFF, or both OFF at a time

PACKAGE DIMENSIONS

(Unit : mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.