

# **Cost-Effective Flash MCU**

# HT68F001/HT68F0012

Revision: V1.20 Date: April 17, 2018

www.holtek.com



# **Table of Contents**

Features	
Peripheral Features	
General Description	
Selection Table	
Block Diagram	
•	
Pin Assignment	
Pin Description	
Absolute Maximum Ratings	
D.C. Characteristics	
Operating Voltage Characteristics.	
Operating Current CharacteristicsStandby Current Characteristics	
A.C. Characteristics  Low Speed Internal Oscillator Characteristics (LIRC) – HT68F001	
Low Speed Internal Oscillator Characteristics (IRC) – HT68F0012	
System Start Up Time Characteristics	
Input/Output Characteristics	
Power on Reset Characteristics	
System Architecture	
Cyclom Al Cintodal Cintonanianianianianianianianianianianianiani	
Clocking and Pipelining	11
Clocking and Pipelining Program Counter	
	12
Program Counter	12 13
Program CounterStack	12 13 13
Program Counter	12 13 13 <b>14</b> 14
Program Counter	12 13 13 <b>14</b> 14
Program Counter Stack Arithmetic and Logic Unit – ALU.  Flash Program Memory Structure Special Vectors Look-up Table	12 13 13 14 14 14
Program Counter Stack Arithmetic and Logic Unit – ALU.  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example.	12 13 13 14 14 14 14
Program Counter	12 13 14 14 14 14 15
Program Counter Stack Arithmetic and Logic Unit – ALU.  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS	12 13 14 14 14 14 15 15
Program Counter	12 13 14 14 14 15 15 16
Program Counter Stack Arithmetic and Logic Unit – ALU.  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS.	12 13 14 14 14 15 15 16 17
Program Counter Stack Arithmetic and Logic Unit – ALU.  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS.  Data Memory Structure	12 13 14 14 14 15 15 16 17
Program Counter Stack Arithmetic and Logic Unit – ALU  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS  Data Memory Structure General Purpose Data Memory	12 13 14 14 14 15 15 16 17 17 17
Program Counter Stack Arithmetic and Logic Unit – ALU  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS.  Data Memory Structure General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0	12 13 14 14 14 15 15 17 17 17 18 18
Program Counter Stack	12 13 14 14 14 15 15 17 17 17 18 18 18
Program Counter Stack Arithmetic and Logic Unit – ALU  Flash Program Memory Structure Special Vectors Look-up Table Table Program Example In Circuit Programming – ICP On-Chip Debug Support – OCDS.  Data Memory Structure General Purpose Data Memory Special Purpose Data Memory Special Function Register Description Indirect Addressing Registers – IAR0	12 13 14 14 14 15 15 17 17 17 17 18 18 19 19



Look-up Table Registers – TBLP	
Status Register – STATUS	
Oscillators	
Oscillator Overview	
System Clock Configurations	
Internal 32kHz Oscillator – LIRC	
Internal 512kHz Oscillator – IRC	
Operating Modes and System Clocks	
System Clocks	
System Operation Modes	
Standby Current Considerations	
•	
Watchdog Timer	
Watchdog Timer Clock Source	
Watchdog Timer Control Register	
Watchdog Timer Operation	
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	
Input/Output Ports	
Pull-high Resistors	
Port A Wake-up	
I/O Port Control Registers	
I/O Pin Structures	
Programming Considerations	33
Timer/Event Counter	
Timer/Event Counter Registers – TMR, TMRC	
Timer Mode	
Event Counter Mode	
Pulse Width Capture Mode	36
Interrupts	
Interrupt Registers	
Interrupt Operation	
Time Base Interrupt	
Interrupt Wake-up Function	
Programming Considerations	
Application Circuits	40
Instruction Set	41
Introduction	41
Instruction Timing	41
Moving and Transferring Data	41
Arithmetic Operations	
Logical and Rotate Operation	42

April 17, 2018



Branches and Control Transfer	42
Bit Operations	42
Table Read Operations	42
Other Operations	
Instruction Set Summary	
Instruction Definition	45
Package Information	54
8-pin SOP (150mil) Outline Dimensions	



### **Features**

#### **CPU Features**

- · Operating Voltage:
  - f<sub>SYS</sub>=32kHz at 1.8V~5.5V (HT68F001)
  - f<sub>SYS</sub>=512kHz at 1.8V~5.5V (HT68F0012)
- Up to 7.8125 $\mu$ s instruction cycle with 512kHz system clock at  $V_{DD}$ =5V
- · Power down and wake-up functions to reduce power consumption
- · Oscillator Types
  - Internal Low speed 32kHz RC LIRC (HT68F001)
  - Internal Low speed 512kHz RC IRC (HT68F0012)
- · Multi-mode operation: SLOW, IDLE and SLEEP
- · Fully integrated internal oscillators require no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- · 2-level subroutine nesting
- · Bit manipulation instruction

# **Peripheral Features**

- Flash Program Memory: 512×12
- RAM Data Memory: 16×8
- · Watchdog Timer function
- 6 bidirectional I/O lines
- Single 8-bit programmable Timer/Event Counter
- Single Time-Base function for generation of fixed time interrupt signals
- Package type: 8-pin SOP

# **General Description**

This series of devices are a Flash MCU dedicated for use in low cost timer applications. It is a Flash Memory type 8-bit high performance RISC architecture microcontroller. Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory.

An extremely flexible Timer/Event Counter allows the users to count external events, measure time intervals and pulse widths, and generate an accurate time base. Protective features such as an internal Watchdog Timer coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

Each device of this series has a fully integrated system oscillator which requires no external components for their implementation. The HT68F001 low speed oscillator is the internal 32kHz RC oscillator, LIRC, while the HT68F0012 low speed oscillator is the internal 512kHz RC oscillator, IRC.

The inclusion of flexible I/O programming features, Time-Base function along with many other features ensure that the device will find excellent use in Timer applications such as water filter elements, toasters, on/off LEDs, Chargers, clock alarm and electricity cake clangs etc.

Rev. 1.20 5 April 17, 2018




# **Selection Table**


The devices in this series offer similar functions differing only in the main system clock. The following table summarizes the main features of each device.

Part No.	System Clock	VDD	Program Memory	Data Memory	I/O	Timer/Event Counter	Stacks	Time Base	Package
HT68F001	32kHz	1.8V-5.5V	512×12	16×8	6	1	2	1	8SOP
HT68F0012	512kHz	1.07-3.37	314^14	10×8	6	'	2	'	03UF

# **Block Diagram**



# **Pin Assignment**



Note: The OCDSDA and OCDSCK pins are used as the OCDS dedicated pins and only available for the HT68V001/0012 device which is the OCDS EV chip of the HT68F001/0012.

Rev. 1.20 6 April 17, 2018



# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	ОРТ	I/T	O/T	Description
PA0/ICPDA	PA0	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	ICPDA	_	ST	CMOS	ICP Address/Data
PA1	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA2/ICPCK	PA2	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	ICPCK	_	ST	_	ICP Clock pin
PA3/TC	PA3	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
	TC	_	ST	_	Timer/Event Counter external clock input
PA4	PA4	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
PA5	PA5	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up.
VDD	VDD	_	PWR	_	Power Supply
VSS	VSS	_	PWR	_	Ground
The following	pins are or	nly for the	e HT68	V001/00	12
NC	NC	_	_	_	No connection
OCDSDA	OCDSDA	_	ST	CMOS	OCDS Address/Data, for EV chip only
OCDSCK	OCDSCK	_	ST	_	OCDS Clock pin, for EV chip only

Legend: I/T: Input type;

O/T: Output type;

OPT: Optional by register option;

PWR: Power;

ST: Schmitt Trigger input;

CMOS: CMOS output.

# **Absolute Maximum Ratings**

Supply Voltage	$V_{ss}$ -0 3V to $V_{ss}$ +6 0V
Input Voltage	
Storage Temperature	
Operating Temperature	-40°C to 85°C
I <sub>OL</sub> Total	
I <sub>OH</sub> Total	80mA
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.20 7 April 17, 2018



# D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta = -40°C ~ 85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
.,	Operating Voltage (LIRC) – HT68F001	f <sub>SYS</sub> = 32kHz	1.8	_	5.5	V
V <sub>DD</sub>	Operating Voltage (IRC) – HT68F0012	f <sub>SYS</sub> = 512kHz	1.8	_	5.5	V

# **Operating Current Characteristics**

Ta = 25°C

Cumbal	Operating Made		Test Conditions	Min.	Tvn	Max.	l lmi4
Symbol	Operating Mode	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.		Unit
		1.8V		_	1.5	3.0	μA
	SLOW Mode (LIRC) – HT68F001	3V	$f_{SYS} = 32kHz$	_	3.0	5.0	μA
ļ.		5V		_	10	15	μΑ
I <sub>DD</sub>	SLOW Mode (IRC) – HT68F0012	1.8V		_	9	15	μA
		3V	f <sub>SYS</sub> = 512kHz	_	19	30	μΑ
		5V	-	_	40	60	μA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

### **Standby Current Characteristics**

Ta = 25°C

Symbol	Standby Mada	Tes	st Conditions	Min.	Tvn	Max.	Max.	Unit
Syllibol	Standby Mode	<b>V</b> <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	@85°C	UIIIL
		1.8V		_	0.1	0.6	0.7	μA
SLEEP Mode – HT68F001/0	SLEEP Mode - HT68F001/0012	3V	WDT off	_	0.2	0.8	1.0	μA
		5V		_	0.5	1.0	1.2	μA
	IDLE Mode (LIRC) – HT68F001	1.8V		_	1.0	1.5	2.0	μA
I <sub>STB</sub>		3V	f <sub>SUB</sub> on	_	2.5	4.0	5.0	μA
		5V		_	8.0	10	12	μA
		1.8V		_	3.0	5.0	7.0	μA
	IDLE Mode (IRC) – HT68F0012	3V	f <sub>SUB</sub> on	_	5.0	8.0	10	μA
		5V		_	9.0	15	18	μA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Rev. 1.20 8 April 17, 2018



# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

# Low Speed Internal Oscillator Characteristics (LIRC) - HT68F001

Symbol	Parameter	Tes	t Conditions	Min.	Turn	Max.	Unit
	Parameter	V <sub>DD</sub>	Temp.	WIIII.	Тур.	wax.	Unit
		3V/5V	25°C	-1%	32	+1%	
	LIRC Frequency	1.8V~3.6V	-10°C ~ 50°C	-2.0%	32	+2.0%	
		(trim @ 3V)	-40°C ~ 85°C	-3.5%	32	+3.5%	
f <sub>LIRC</sub>		3.3V~5.5V	-10°C ~ 50°C	-2.0%	32	+2.0%	kHz
		(trim @ 5V)	-40°C ~ 85°C	-3.5%	32	+3.5%	
		1.8V~5.5V (trim @ 3V)	-40°C ~ 85°C	-4.0%	32	+4.0%	
tstart	LIRC Start up Time	_	_	_	_	100	μs

# Low Speed Internal Oscillator Characteristics (IRC) - HT68F0012

Symbol		Tes	t Conditions	B.41	T	M	1114
	Parameter	V <sub>DD</sub>	Temp.	Min.	Тур.	Max.	Unit
		3V/5V	25°C	-1%	512	+1%	
	IRC Frequency	1.8V~3.6V	-10°C ~ 50°C	-2.0%	512	+2.0%	
		(trim @ 3V)	-40°C ~ 85°C	-3.5%	512	+3.5%	
f <sub>IRC</sub>		3.3V~5.5V	-10°C ~ 50°C	-2.0%	512	+2.0%	kHz
		(trim @ 5V)	-40°C ~ 85°C	-3.5%	512	+3.5%	
		1.8V~5.5V (trim @ 3V)	-40°C ~ 85°C	-4.0%	512	+4.0%	
<b>t</b> start	IRC Start up Time	_	_	_	_	100	μs

Rev. 1.20 9 April 17, 2018



# **System Start Up Time Characteristics**

 $Ta = -40^{\circ}C \sim 85^{\circ}C$ 

Symbol	Parameter	T	est Conditions	Min.	Тур.	Max.	Unit
Syllibol	Faranietei	V <sub>DD</sub>	Conditions	IVIIII.	Typ.	IVIAX.	Unit
t	System Start-up Time Wake-up from condition – HT68F001	_	f <sub>SYS</sub> = f <sub>SUB</sub> = f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
t <sub>sst</sub>	System Start-up Time Wake-up from condition – HT68F0012	_	$f_{SYS} = f_{IRC}$ (5)	_	2 —	tirc	
	System Reset Delay Time Reset source from Power-on reset	Delay Time Reset source from RR <sub>POR</sub> = 5V/ms	54	ms			
t <sub>RSTD</sub>	System Reset Delay Time WDTC software reset	_	_				ı
	System Reset Delay Time Reset source from WDT overflow		_	14	16	18	ms
t <sub>SRESET</sub>	Minimum software reset width to reset	_	Ta=25°C	45	90	120	μs

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2.  $t_{LIRC} = 1/f_{LIRC}$
  - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, tstart, as provided in the LIRC frequency table, must be added to the tsst time in the table above.
  - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.
  - 5. For the HT68F0012, the system clock is from the IRC oscillator, and the  $f_{LIRC}$  is equal to the  $f_{IRC}$  divided by 16.

# Input/Output Characteristics

Ta = -40°C ~ 85°C

Cumbal	Dovemeter	Т	est Conditions	Min.	Turn	Max	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	WIIII.	Тур.	Max.	
\/	Input Low Voltage for I/O Ports or		_	0	_	1.5	V
V <sub>IL</sub>	Input Pins	_	_	0	_	0.2V <sub>DD</sub>	V
VIH	Input High Voltage for I/O Ports or Input Pins		_	3.5	_	5	V
V IH			_	0.8V <sub>DD</sub>	_	$V_{DD}$	٧
L	Sink Current for I/O Pins $3V$ $V_{OI} = 0.1V_{DD}$		V <sub>OL</sub> = 0.1V <sub>DD</sub>	5	10	_	mA
loL	Sink Current for I/O Pins	5V	VOL - O. IVDD	10	20	_	IIIA
	Source Current for I/O Pins	3V	V <sub>OH</sub> = 0.9V <sub>DD</sub>	-1.25	-2.5	_	mA
Іон	Source Current for 1/O Pins	5V	VOH = 0.9VDD	-2.5	-5	_	
	Dull bish Decistores for I/O Deute (Note)	3V	3V — 5V —		60	100	1.0
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	5V			30	50	kΩ
I <sub>LEAK</sub>	Input Leakage Current	5V	$V_{IN} = V_{DD}$ or $V_{IN} = V_{SS}$	_	_	±1	μΑ
t <sub>TC</sub>	TC input pin minimum pulse width	_	Ta=25°C	0.03	_	_	μs

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabled input pin with pull-high resistor and then measuring the input sink current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.


Rev. 1.20 10 April 17, 2018



### **Power on Reset Characteristics**

Ta = 25°C

Symbol	Parameter	Т	est Conditions	Min.	Trees	Max.	Unit
Symbol	Farameter	V <sub>DD</sub>	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_	_	ms




# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O control system with maximum reliability and flexibility. This makes these devices suitable for low-cost, high-volume production for controller applications.

### **Clocking and Pipelining**

The main system clock, derived from either a IRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The LIRC oscillator is only for the HT68F001, the IRC oscillator is only for the HT68F0012. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

Rev. 1.20 11 April 17, 2018



**System Clocking and Pipelining** 

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



Instruction Fetching

# **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
Program Counter High Byte	PCL Register				
PC8	PCL7~PCL0				

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Rev. 1.20 12 April 17, 2018




### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 2 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

The instructions related to the immediate data are only available for the 4-bit low nibble. The 4-bit high nibble data must be filled with a value of 0H. Therefore, to deal with the operation with an 8-bit immediate data, the high nibble data should first be processed followed by the low nibble data together with the SWAP instruction.

To achieve the "MOV A, 03CH" operation, the following three instructions should be executed:

```
MOV A,03H ; High nibble immediate data processed first SWAP ACC

MOV A,0CH ; Low nibble immediate data processed later
```

To achieve the "RET A, 0C3H" operation, the following three instructions should be executed:

```
\mbox{MOV} \mbox{A,OCH} ; High nibble immediate data processed first \mbox{SWAP} \mbox{ACC}
```

RET A,03H ; Low nibble immediate data processed later




# Flash Program Memory

The Program Memory is the location where the user code or program is stored. For these devices the Program Memory are Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, these Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

### Structure

The Program Memory has a capacity of 512×12 bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

### **Special Vectors**


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by these devices reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP. This register defines the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRDC [m]" or "TABRDL [m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. Note that the available table data are 8 bits stored in the program memory low byte and the program memory high byte cannot be retrieved by application programs.

The accompanying diagram illustrates the addressing data flow of the look-up table.



Note: Table read operation is only used to read Program Memory low byte.

Rev. 1.20 14 April 17, 2018



### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "100H" which refers to the start address of the last page within the 512 words Program Memory of the device. The table pointer is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "106H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address of the last page if the "TABRDL [m]" instruction is being used. Note that all table related instructions require two instruction cycles to complete their operation.

### **Table Read Program Example**

```
ds .section 'data'
tempreg1 db?
                  ; temporary register #1
tempreg2 db?
                  ; temporary register #2
code0 .section 'code'
mov a, 00h
swap acc
mov a, 06h
                  ; initialise low table pointer - note that this address is referenced
mov tblp, a
                  ; to the last page or present page
tabrdl tempreg1
                  ; transfers value in table referenced by table pointer
                  ; data at program memory address "106H" transferred to tempreg1
                  ; reduce value of table pointer by one
dec tblp
tabrdl tempreg2
                 ; transfers value in table referenced by table pointer
                   ; data at program memory address "105H" transferred to tempreg2
                   ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
                   ; to tempreg2
org 100h
                   ; sets initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```

# In Circuit Programming - ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.




The Holtek Flash MCU to	Writer Programming Pin correspondence table is as follows:	ows:

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the devices are beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user can take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

### On-Chip Debug Support - OCDS

There is an EV chip named HT68V001 or HT68V0012 which is used to emulate the real MCU device named HT68F001 or HT68F0012. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description		
OCDSDA	OCDSDA On-chip Debug Support Data/Address input/outpu			
OCDSCK	CDSCK OCDSCK On-chip Debug Support Clock input			
VDD	VDD	Power Supply		
VSS	VSS	Ground		

Rev. 1.20 16 April 17, 2018



# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.


### **Structure**

The Data Memory has a bank, which is implemented in 8-bit wide Memory. The Data Memory Bank is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory.

The address range of the Special Purpose Data Memory for all devices is from 00H to 0FH while the General Purpose Data Memory address range is from 10H to 1FH.

Special Purpos	e Data Memory	General Purpose Data Memory			
Located Bank	Bank: Address	Capacity	Bank: Address		
0	0: 00H~0FH	16×8	0: 10H~1FH		

**Data Memory Summary** 



**Data Memory Structure** 

### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Rev. 1.20 17 April 17, 2018



# **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

	Bank 0
00H	IAR0
01H	MP0
02H	WDTC
03H	TMRC
04H	TMR
05H	ACC
06H	PCL
07H	TBLP
H80	TBC
09H	INTC
0AH	STATUS
0BH	PA
0CH	PAC
0DH	PAPU
0EH	PAWU
0FH	RSTFC

**Special Purpose Data Memory** 

# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0

The Indirect Addressing Register, IAR0, although having its location in normal RAM register space, do not actually physically exist as normal register. The method of indirect addressing for RAM data manipulation uses this Indirect Addressing Register and Memory Pointer, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 register will result in no actual read or write operation to this register but rather to the memory location specified by the corresponding Memory Pointer, MP0. Acting as a pair, IAR0 and MP0 can together access data from Bank 0. As the Indirect Addressing Register is not physically implemented, reading the Indirect Addressing Register will return a result of "00H" and writing to the registers will result in no operation.

Rev. 1.20 18 April 17, 2018



### Memory Pointers - MP0

A Memory Pointer, known as MP0 is provided. The Memory Pointer is physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Register is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
    mov a,00h
    swap acc
    mov a,04h
                            ; setup size of block
    mov block, a
    mov a, offset adres1
                           ; Accumulator loaded with first RAM address
                            ; setup memory pointer with first RAM address
    mov mp0,a
loop:
     clr IAR0
                            ; clear the data at address defined by mp0
     inc mp0
                            ; increment memory pointer
     sdz block
                             ; check if last memory location has been cleared
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

# Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.



### Look-up Table Registers - TBLP

The TBLP special function register is used to control operation of the look-up table which is stored in the Program Memory. TBLP is the table pointer and indicates the location where the table data is located. Its value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. Note that the lower order table data byte is transferred to a user defined location.

### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

Rev. 1.20 20 April 17, 2018



### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	х	х	Х

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 **TO**: Watchdog Time-Out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

C is also affected by a rotate through carry instruction.



# **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving.

### **Oscillator Overview**


In addition to being the source of the main system clock the oscillator also provide clock sources for the Watchdog Timer and Time Base Interrupts. Each device of this series has a fully integrated internal oscillator, requiring no external components, is provided to form slow system oscillator.

Туре	Name	Frequency
Internal Low Speed RC	LIRC	32kHz
Internal Low Speed RC	IRC	512kHz


Note: The LIRC is only for the HT68F001, the IRC is only for the HT68F0012. Oscillator Types

# **System Clock Configurations**

Each device of this series has a low speed oscillator. The HT68F001 low speed oscillator is the internal 32kHz RC oscillator, LIRC, while the HT68F0012 low speed oscillator is the internal 512kHz RC oscillator, IRC.



System Clock Configurations - HT68F001



System Clock Configurations - HT68F0012

Rev. 1.20 22 April 17, 2018



### Internal 32kHz Oscillator - LIRC

The internal 32kHz System Oscillator is a fully integrated RC oscillator with a typical frequency of 32kHz at 5V, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

### Internal 512kHz Oscillator - IRC


The internal 512kHz System Oscillator is a fully self-contained free running on-chip RC oscillator with a typical frequency of 512kHz at 5V, requiring no external components for its implementation. The low frequency oscillator circuit charges and discharges through the internal RC path to produce a square wave of around 512 kHz. The internal clock, f<sub>LIRC</sub> is supplied by the IRC oscillator with the output frequency of f<sub>IRC</sub>/16. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**


Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The low speed clock reduces current consumption.

### System Clocks

The low speed system clock source can be sourced from LIRC for the HT68F001 or IRC oscillator for the HT68F0012. The main system clock will be stopped when CPU enters SLEEP mode, and the WDT turns off.



**Device Clock Configurations – HT68F001** 



**Device Clock Configurations - HT68F0012** 

## **System Operation Modes**

There are three different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There is one mode allowing normal operation of the microcontroller, SLOW Mode. The remaining two modes, the SLEEP and IDLE Mode are used when the microcontroller CPU is switched off to conserve power.

Operation Mode	CPU	WE4~WE0 bits	f <sub>IRC</sub> (1)	f <sub>SYS</sub>	fsuв	f <sub>LIRC</sub>
SLOW Mode	On	10101B/01010B	On	On	On	On
IDLE Mode	Off	01010B	On	Off	On	On
SLEEP Mode	Off	10101B	Off	Off	Off	Off

Note: 1. The  $f_{IRC}$  clock is for the HT68F0012 only.

2. The  $f_{LIRC}$  or  $f_{IRC}$  clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the IDLE/SLEEP mode.

### **SLOW Mode**

This is a mode where the microcontroller operates normally with a slower speed clock source. The low speed system clock can be sourced from LIRC oscillator for the HT68F001, while the low speed system clock source can be sourced from IRC oscillator for the HT68F0012, both the  $f_{SUB}$  and  $f_{LIRC}$  clocks are supplied by the IRC oscillator with the output frequency of  $f_{IRC}/16$ .

#### **SLEEP Mode**

The SLEEP Mode is entered when an HALT instruction is executed and when the WDT is disabled. In the SLEEP mode the CPU will be stopped, and the  $f_{SUB}$  clock to peripheral will be stopped too.

### **IDLE Mode**

The IDLE Mode is entered when a HALT instruction is executed and when the WDT is enabled. In the IDLE Mode the system oscillator will be inhibited from driving the CPU but the system oscillator is continue to provide a clock source to keep some peripheral functions operational.

Rev. 1.20 24 April 17, 2018



### **Entering the SLEEP Mode**

There is only one way for the devices to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with the WE[4:0] in WDTC register equal to "10101B". When this instruction is executed under the conditions described above, the following will occur:

- The system clock, the f<sub>SUB</sub> and f<sub>LIRC</sub> clocks will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and stopped as the WDT is disabled.

### **Entering the IDLE Mode**

There is only one way for the devices to enter the IDLE Mode and that is to execute the "HALT" instruction in the application program with the WE[4:0] in WDTC register equal to "01010B". When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped but the  $f_{\text{SUB}}$  clock will be on and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag PDF will be set, and WDT timeout flag TO will be cleared.
- The WDT will be cleared and resume counting as the WDT is enabled.

### **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the devices to as low a value as possible, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to devices which have different package types, as there may be unbonbed pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs.

#### Wake-up

To minimise power consumption the device can enter the SLEEP or IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stablise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- · An external falling edge on Port A
- · A system interrupt
- · A WDT overflow



When the devices execute the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the devices experience a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake up the system. When a Port A pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

### **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$ , which is sourced from the LIRC oscillator for the HT68F001 or IRC oscillator with the output frequency of  $f_{IRC}/16$  for the HT68F0012. The  $f_{LIRC}$  clock has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{15}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

### **Watchdog Timer Control Register**

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation. This register controls the overall operation of the Watchdog Timer.

### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	1	1

Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the RSTFC register will be set high.

Rev. 1.20 26 April 17, 2018



### Bit 2~0 WS2~WS0: WDT time-out period selection

When users clear the contents of the Watchdog Timer by the single "CLR WDT" instruction and "HALT" instruction, the WDT time-out period is

 $\begin{array}{l} 000: (2^8\text{-}2^0\text{-}2^8)/f_{LIRC} \\ 001: (2^9\text{-}2^1\text{-}2^9)/f_{LIRC} \\ 010: (2^{10}\text{-}2^2\text{-}2^{10})/f_{LIRC} \\ 011: (2^{11}\text{-}2^3\text{-}2^{11})/f_{LIRC} \\ 100: (2^{12}\text{-}2^4\text{-}2^{12})/f_{LIRC} \\ 101: (2^{13}\text{-}2^5\text{-}2^{13})/f_{LIRC} \\ 110: (2^{14}\text{-}2^6\text{-}2^{14})/f_{LIRC} \\ 111: (2^{15}\text{-}2^7\text{-}2^{15})/f_{LIRC} \end{array}$ 

When users clear the contents of the Watchdog Timer by power on reset, WDT Timeout and, WDTC software reset, the WDT time-out period is

000: 28/f<sub>LIRC</sub> 001: 29/f<sub>LIRC</sub> 010: 210/f<sub>LIRC</sub> 011: 211/f<sub>LIRC</sub> 100: 212/f<sub>LIRC</sub> 101: 213/f<sub>LIRC</sub> 110: 214/f<sub>LIRC</sub> 111: 215/f<sub>LIRC</sub>

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

#### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	WRF
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 WRF: WDT control register software reset flag

0: Not occurred
1: Occurred

This bit is set to 1 by the WDT control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

# **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have the value of 01010B.

Rev. 1.20 27 April 17, 2018




WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The WDT time-out periods are different with the following methods. The first is a WDT reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the  $2^{15}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the  $2^{15}$  division ratio, and a minimum timeout of 8ms for the  $2^8$  division ration.



Note: The  $f_{LIRC}$  clock is subdivided by a ratio of  $2^0$  to  $2^7$  for the Timer/Event Counter internal clock cource  $f_{wpsc}$ , and provides a divided version of  $f_{LIRC}/2^7$  for Time Base function.

Rev. 1.20 28 April 17, 2018



### Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

#### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally.

#### Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-On Reset Timing Chart** 

### Watchdog Time-out Reset during SLOW Mode


The Watchdog time-out Reset during SLOW mode is the same as power on reset except that the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during SLOW Mode Timing Chart

### Watchdog Time-out Reset during IDLE Mode

The Watchdog time-out Reset during IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO and PDF flags will be set to "1".



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart



### **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions			
0	0	Power-on reset			
1	u	WDT time-out reset during SLOW Mode operation			
1	1	WDT time-out reset during IDLE Mode operation			

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Base	Clear after reset, WDT begins counting
Timer/Event Counter	Timer will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register	Power On Reset	WDT Time-out (SLOW Mode)	WDT Time-out (IDLE/SLEEP Mode)
IAR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
MP0	111x xxxx	111x xxxx	111u uuuu
WDTC	0101 0111	0101 0111	uuuu uuuu
TMRC	00-0 1000	00-0 1000	uu-u uuuu
TMR	0000 0000	0000 0000	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBC	0000	0000	uuuu
INTC	00 -000	00 -000	uu -uuu
STATUS	00 xxxx	1u uuuu	11 uuuu
PA	11 1111	11 1111	uu uuuu
PAC	11 1111	11 1111	uu uuuu
PAPU	00 0000	00 0000	uu uuuu
PAWU	00 0000	00 0000	uu uuuu
RSTFC	0	u	u

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for Unimplemented

Rev. 1.20 30 April 17, 2018



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The devices provide bidirectional input/output lines labeled with port name PA. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register	Bit							
Name	7	6	5	4	3	2	1	0
PA	_	_	PA5	PA4	PA3	PA2	PA1	PA0
PAC	_	_	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	_	_	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	_	_	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0

I/O Logic Function Register List

### **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as an input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers PAPU, and are implemented using weak PMOS transistors.

### PAPU Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **PAPU5~PAPU0**: Port A bit 5 ~ bit 0 Pull-high Control

0: Disable 1: Enable

# Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Rev. 1.20 31 April 17, 2018



### PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **PAWU5~PAWU0**: Port A bit 5 ~ bit 0 Wake-up Control

0: Disable 1: Enable

# I/O Port Control Registers

Each I/O port has its own control register known as PAC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PAC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	1	1	1	1	1	1

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **PAC5~PAC0**: Port A bit 5 ~ bit 0 Input/Output Control


0: Output 1: Input

# I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function.

Rev. 1.20 32 April 17, 2018





**Logic Function Input/Output Structure** 

# **Programming Considerations**


Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control register, PAC, are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data register, PA, are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



### **Timer/Event Counter**

The Timer/Event Counter contains an 8-bit programmable count-up counter and the clock may come from external source or an internal clock source. The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.



Note: The Timer/Event Counter internal clock  $f_{wpsc}$  is soured from the clock  $f_{LIRC}$  by a ratio of  $2^0$  to  $2^7$ .

8-bit Timer/Event Counter

### Timer/Event Counter Registers - TMR, TMRC

There are two registers related to each Timer/Event Counter; TMR and TMRC. Writing the TMR will transfer the specified data to Timer/Event Counter register. Reading the TMR will read the contents of the Timer/Event Counter. The TMRC is a control register, which defines the operating mode, counting enable or disable and an active edge.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external TC pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width capture mode can be used to count the high or low-level duration of the external signal TC, and the counting is based on the internal selected clock source.

In the event count or timer mode, the Timer/Event Counter starts counting at the current contents in the Timer/Event Counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the Timer/Event Counter preload register, and generates an interrupt request flag TF. In the pulse width capture mode with the values of the bits TON and TEG equal to 1, after the TC pin has received a transient from low to high (or high to low if the TEG bit is "0"), it will start counting until the TC returns to the original level and resets the TON. The measured result remains in the Timer/Event Counter even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the Timer/Event Counter begins counting not according to the logic level but to the transient edges. In the case of counter overflow, the counter is reloaded from the Timer/Event Counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the TON bit should be set to 1. In the pulse width capture mode, the TON bit is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON bit can only be reset by instructions. The overflow of the Timer/Event Counter is one of the wake-up sources.

In the case of Timer/Event Counter OFF condition, writing data to the Timer/Event Counter preload register also reloads that data to the Timer/Event Counter. But if the Timer/Event Counter is turn on, data written to the Timer/Event Counter is kept only in the Timer/Event Counter preload register. The Timer/Event Counter still continues its operation until an overflow occurs.

Rev. 1.20 34 April 17, 2018



When the Timer/Event Counter TMR is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock issue should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR register first, before turning on the related Timer/Event Counter, for proper operation since the initial value of TMR is unknown. Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally.

### TMRC Register

Bit	7	6	5	4	3	2	1	0
Name	TM1	TM0	_	TON	TEG	TPSC2	TPSC1	TPSC0
R/W	R/W	R/W	_	R/W	R/W	R/W	R/W	R/W
POR	0	0	_	0	1	0	0	0

Bit 7~6 TM1~TM0: Timer/Event Counter operation mode selection

00: Unused

01: Event counter mode

10: Timer mode

11: Pulse width capture mode

Bit 5 Unimplemented, read as "0"

Bit 4 TON: Timer/Event Counter counting enable

> 0: Disable 1: Enable

Bit 3 TEG:

Event counter active edge selection

0: Count on rising edge

1: Count on falling edge

Pulse width capture active edge selection

0: Start counting on falling edge, stop on rasing edge

1: Start counting on rising edge, stop on falling edge

Bit 2~0 TPSC2~TPSC0: Timer prescaler rate selection

Timer internal clock fwpsc

000:  $f_{LIRC}/2^0$ 

001:  $f_{LIRC}/2^1$ 

010: f<sub>LIRC</sub>/2<sup>2</sup>

011: f<sub>LIRC</sub>/2<sup>3</sup>

100: f<sub>LIRC</sub>/2<sup>4</sup>

101: f<sub>LIRC</sub>/2<sup>5</sup>

110: f<sub>LIRC</sub>/26

111: f<sub>LIRC</sub>/2<sup>7</sup>

### TMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Timer preload register byte



#### **Timer Mode**

In this mode the internal clock is used as the timer clock. The timer input clock source is from the WDT prescaler. The TON bit must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increments by one; when the timer is full and overflows, an interrupt signal is generated and the timer will reload the value already loaded into the preload register and continue counting.

### **Event Counter Mode**

In this mode, a number of externally changing logic events, occurring on the external timer TC pin, can be recorded by the Timer/Event Counter. In this mode, the external timer TC pin, is used as the Timer/Event Counter clock source. As the TC pin is pin-shared with I/O pin, the pin must be setup as can be set high to enable the Timer/Event Counter.an I/O input. After the other bits in the Timer Control Register have been setup, the enable bit TON. If the Active Edge Select bit, TEG, which is low, the Timer/Event Counter will increment each time the TC pin receives a low to high transition. If the TEG bit is high, the counter will increment each time the TC pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting. It should be noted that in the event counting mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the timer input TC pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.

## **Pulse Width Capture Mode**

In this mode, the Timer/Event Counter can be utilized to measure the width of external pulses applied to the external timer TC pin. As the TC pin is pin-shared with I/O pin, the pin must be setup as an I/O input. In this mode the internal clock, from the WDT prescaler, is used as the clock source for the 8-bit Timer/Event Counter. After the other bits in the Timer Control Register have been setup, the enable bit TON, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the TC pin.

If the active Edge Select bit TEG is low, once a high to low transition has been received on the TC pin, the Timer/Event Counter will start counting until the TC pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Select bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the TC pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. It is important to note that in the pulse width capture Mode, the enable bit is automatically reset to zero when the external control signal on the TC pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under program control.

Rev. 1.20 36 April 17, 2018



## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer/Event Counter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The devices contain two internal interrupt functions. The internal interrupts are generated by various internal functions such as Timer/Event Counter and Time Base.

## **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a register, located in the Special Purpose Data Memory, as shown in the accompanying table. The INTC register is used to setup the primary interrupts.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then that interrupt followed by either an "E" for enable/ disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	
Global	EMI	_	
Timer/Event Counter	TE	TF	
Time Base	TBE	TBF	

**Interrupt Register Bit Naming Conventions** 

#### · INTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TBF	TF	_	TBE	TE	EMI
R/W	_	_	R/W	R/W	_	R/W	R/W	R/W
POR	_	_	0	0	_	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 TBF: Time Base interrupt request flag

0: No request

1: Interrupt request

Bit 4 TF: Timer/Event Counter interrupt request flag

0: No request

1: Interrupt request

Bit 3 Unimplemented, read as "0"

Bit 2 TBE: Time Base interrupt control

0: Disable

1: Enable

Bit 1 TE: Timer/Event Counter interrupt control

0: Disable

1: Enable

Bit 0 EMI: Global interrupt control

0: Disable

1: Enable




### **Interrupt Operation**

When the conditions for an interrupt event occur, such as a Timer/Event Counter overflow and a Time Base event etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the Accompanying diagrams with their order of priority. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.




Rev. 1.20 38 April 17, 2018



#### **Time Base Interrupt**

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signal from its internal timer. When this happens its interrupt request flag, TBF, will be set. To allow the program to branch to its respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its respective vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{LIRC}/2^7$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges.



**Time Base Interrupt** 

#### TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	_	_	_	_	TB2	TB1	TB0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TBON**: Time Base enable control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB2~TB0**: Time Base time-out period selection

000: 2<sup>4</sup>/f<sub>PSC</sub> 001: 2<sup>5</sup>/f<sub>PSC</sub> 010: 2<sup>6</sup>/f<sub>PSC</sub> 011: 2<sup>7</sup>/f<sub>PSC</sub> 100: 2<sup>8</sup>/f<sub>PSC</sub> 101: 2<sup>9</sup>/f<sub>PSC</sub> 110: 2<sup>10</sup>/f<sub>PSC</sub> 111: 2<sup>11</sup>/f<sub>PSC</sub>

#### **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Rev. 1.20 39 April 17, 2018



## **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.


It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

# **Application Circuits**



Rev. 1.20 40 April 17, 2018



#### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### **Moving and Transferring Data**

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

### **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.20 41 April 17, 2018



### **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.20 42 April 17, 2018



## **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

x: Bits immediate data (only low nibble 4bit, i.e. 0~15)

Mnemonic	Description	Cycles	Flag Affected
Arithmetic	'		
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 <sup>Note</sup>	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 <sup>Note</sup>	С
Logic Operation	n		
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & De	crement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate	·		
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 Note	None
SET [m].i	Set bit of Data Memory	1 Note	None
Branch Operation	n	,	
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 Note	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 Note	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 Note	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 Note	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Oper	ation		
TABRD [m]	Read table (specific page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDC [m]	Read table (current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 Note	None
SET [m]	Set Data Memory	1 Note	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO, PDF
CLR WDT2	Pre-clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

- Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.
  - 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
  - 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.20 44 April 17, 2018



### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

**ADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

**ADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**AND A,x** Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

**ANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

**CLR [m].i** Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $\begin{array}{l} \text{TO} \leftarrow 0 \\ \text{PDF} \leftarrow 0 \end{array}$ 

Affected flag(s) TO, PDF

**CLR WDT1** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$ 

Affected flag(s) TO, PDF

**CLR WDT2** Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

Rev. 1.20 46 April 17, 2018



**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or }$   $[m] \leftarrow ACC + 60H \text{ or }$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C

**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \text{None} \end{array}$ 

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV [m],A** Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

**ORM A,[m]** Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

Rev. 1.20 48 April 17, 2018



**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

**RLA [m]** Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

**RLC [m]** Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s)

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; (i=0 $\sim$ 6)

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

**RR [m]** Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None



**RRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

**RRC [m]** Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

Rev. 1.20 50 April 17, 2018



SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i  $\leftarrow$  1 Affected flag(s) None

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ** [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C



**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC - [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{aligned}$ 

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

**SWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

**SZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**SZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

**SZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.20 52 April 17, 2018



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer pair

(TBHP and TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDC [m]** Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**XOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A.x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.20 53 April 17, 2018



## **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information

Rev. 1.20 54 April 17, 2018



# 8-pin SOP (150mil) Outline Dimensions







Cumbal	Dimensions in inch				
Symbol	Min.	Nom.	Max.		
A	_	0.236 BSC	_		
В	_	0.154 BSC	_		
С	0.012	_	0.020		
C'	_	0.193 BSC	_		
D	_	_	0.069		
E	_	0.050 BSC	_		
F	0.004	_	0.010		
G	0.016	_	0.050		
Н	0.004	_	0.010		
α	0°	_	8°		

Cumbal	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
А	_	6.00 BSC	_		
В	_	3.90 BSC	_		
С	0.31	_	0.51		
C'	_	4.90 BSC	_		
D	_	_	1.75		
E	_	1.27 BSC	_		
F	0.10	_	0.25		
G	0.40	_	1.27		
Н	0.10	_	0.25		
α	0°	_	8°		



## Copyright<sup>©</sup> 2018 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.20 56 April 17, 2018