CMOS IC


## 1/3 Duty General Purpose LCD Drivers

## Overview

The LC75850E and LC75850W are general purpose LCD drivers for use in microprocessor controlled applications such as radio tuner frequency displays.

## Functions

- Supports both $1 / 3$ duty $1 / 2$ bias and $1 / 3$ duty $1 / 3$ bias LCD driver techniques for a maximum of 156 segments.
- Power saving mode allows the backup function to be switched on or off and all segments to be turned off unconditionally.
- Can be controlled by three serial data lines (CE, CL, and DI) from the microprocessor. (CCB handling)
- High generality, since segment data can be displayed without going through a decoder.
- The INH pin unconditionally turns off display.
- The LCD drive bias voltage can be provided internally or externally.
- Power supply voltage: 4.5 to 8 V .


## Package Dimensions

unit:mm
3159-QIP64E

unit:mm
3190-SQFP64


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {DD }}$ max | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +9.0 | V |
| Input voltage | $\mathrm{V}_{\text {IN }}{ }^{1}$ | CE, CL, DI, INH | -0.3 to +9.0 | V |
|  | $\mathrm{V}_{1 \mathrm{~N}^{2}}$ | OSC | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | OSC | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current | IOUT ${ }^{1}$ | S1 to S52 | 300 | $\mu \mathrm{A}$ |
|  | IOUT² | COM1 to COM3 | 3 | mA |
| Allowable power dissipation | Pd max | Ta $\leq 85^{\circ} \mathrm{C}$ | 200 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 |  | 8.0 | V |
| Input voltage | $\mathrm{V}_{\text {DD }}{ }^{1}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{1}$ |  | $2 / 3 \mathrm{~V}_{\mathrm{DD}}$ | 8.0 | V |
|  | $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{2}$ |  | $1 / 3 V_{D D}$ | 8.0 | V |
| Input high level voltage | $\mathrm{V}_{\text {IH }}$ | CE, CL, DI, $\overline{\mathrm{NH}}$ | 4.0 |  | 8.0 | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | CE, CL, DI, $\overline{\mathrm{NH}}$ | 0 |  | 0.7 | V |
| Recommended external resistance | ROSC | OSC |  | 47 |  | k $\Omega$ |
| Recommended external capacitance | COSC | OSC |  | 1000 |  | pF |
| Guaranteed oscillator range | fosc | OSC | 19 | 38 | 76 | kHz |
| Data setup time | ${ }^{\text {d }}$ ds | CL, DI: Figure 2 | 100 |  |  | ns |
| Data hold time | $t_{\text {dh }}$ | CL, DI: Figure 2 | 100 |  |  | ns |
| CE wait time | $\mathrm{t}_{\mathrm{cp}}$ | CE, CL: Figure 2 | 100 |  |  | ns |
| CE setup time | $\mathrm{t}_{\mathrm{CS}}$ | CE, CL: Figure 2 | 100 |  |  | ns |
| CE hold time | $\mathrm{t}_{\mathrm{ch}}$ | CE, CL: Figure 2 | 100 |  |  | ns |
| CL high level time | ${ }_{\text {¢ }} \mathrm{H}$ | CL: Figure 2 | 100 |  |  | ns |
| CL low level time | ${ }_{\text {t }}^{\text {¢ }}$ L | CL: Figure 2 | 100 |  |  | ns |
| Rise time | $\mathrm{t}_{\mathrm{r}}$ | CE, CL, DI: Figure 2 |  | 100 |  | ns |
| Fall time | $t_{f}$ | CE, CL, DI: Figure 2 |  | 100 |  | ns |
| INH switching time | t2 | Figure 3 | 10 |  |  | $\mu \mathrm{s}$ |

Electrical Characteristics at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Input high level current | ${ }_{1 / \mathrm{H}}{ }^{1}$ | CE, CL, DI INH; $\mathrm{V}_{\text {IH }}=8 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input low level current | $\mathrm{I}_{\text {IL }}{ }^{2}$ | CE, CL, DI INH; $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Oscillator frequency | fosc | OSC; R ${ }_{\text {OSC }}=47 \mathrm{k} \Omega, \mathrm{C}_{\text {OSC }}=1000 \mathrm{pF}$ |  | 38 |  | kHz |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, CL, DI INH; V ${ }_{\text {DD }}=5 \mathrm{~V}$ | 0.3 |  |  | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | S1 to S52; IOUT ${ }^{1=-20 \mu A}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{1}$ | S1 to S52; IOUT ${ }^{1}=20 \mu \mathrm{~A}$ |  |  | 1.0 | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | COM1 to COM3; $\mathrm{IOUT}^{2}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{-1.0}$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM1 to COM3; IOUT ${ }^{2}=100 \mu \mathrm{~A}$ |  |  | 1.0 | V |
| Intermediate level voltage* | $\mathrm{V}_{\text {MID1 }}$ | 1/2 bias, COM 1 to COM3; IOUT $2= \pm 100 \mu \mathrm{~A}$ | ${ }^{1 / 2} V_{\text {DD }} \pm 1.0$ |  |  | V |
|  | $\mathrm{V}_{\text {MID2 }}$ | $1 / 3$ bias, COM 1 to COM3; ${ }^{\text {OUUT }} 2= \pm 100 \mu \mathrm{~A}$ | ${ }^{2 / 3} V_{\text {DD }} \pm 1.0$ |  |  | V |
|  | $\mathrm{V}_{\text {MID3 }}$ | $1 / 3$ bias, COM1 to COM3; IOUT ${ }^{2= \pm 100 \mu \mathrm{~A}}$ | ${ }^{1 / 3} \mathrm{~V}_{\text {DD }} \pm 1.0$ |  |  | V |
|  | $\mathrm{V}_{\text {MID4 }}$ | $1 / 3$ bias, S1 to S52; IOUT ${ }^{1= \pm 20 \mu \mathrm{~A}}$ | ${ }^{2 / 3} V_{\text {DD }} \pm 1.0$ |  |  | V |
|  | $\mathrm{V}_{\text {MID5 }}$ | 1/3 bias, S1 to S52; IOUT ${ }^{1= \pm 20 \mu \mathrm{~A}}$ | ${ }^{1 / 3 V_{D D} \pm 1.0}$ |  |  | V |
| Supply current | ${ }^{\text {D D }} 1$ | Power saving mode |  |  | 5 | $\mu \mathrm{A}$ |
|  | ${ }^{\text {D }}{ }^{\text {2 }}$ | $\mathrm{f}=38 \mathrm{kHz}, 1 / 2$ bias, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 400 | 800 | $\mu \mathrm{A}$ |
|  | $\mathrm{IDD}^{3}$ | $\mathrm{f}=38 \mathrm{kHz}, 1 / 3$ bias, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 300 | 600 | $\mu \mathrm{A}$ |
|  | $\mathrm{IDD}^{4}$ | $\mathrm{f}=38 \mathrm{kHz}, 1 / 2$ bias, $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}$ |  | 650 | 1300 | $\mu \mathrm{A}$ |
|  | ${ }^{\text {DD }} 5$ | $\mathrm{f}=38 \mathrm{kHz}, 1 / 3$ bias, $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}$ |  | 580 | 1200 | $\mu \mathrm{A}$ |

Note: *Except the bias voltage generation divider resistors that are built into $\mathrm{V}_{\mathrm{DD}} 1$ and $\mathrm{V}_{\mathrm{DD}} 2$. (See figure 1.)


Figure 1
When CL is stopped at the low level


When CL is stopped at the high level


Figure 2

Pin Assignment


Top view

Block Diagram


Pin Functions

| Pin | Pin No. | Function |  | Active | 1/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 to S52 | 1 to 52 | Segment outputs that display the data transferred as serial data |  | - | 0 | Open |
| COM1 COM2 COM3 | $\begin{aligned} & 53 \\ & 54 \\ & 55 \end{aligned}$ | Common driver outputs. The frame frequency is $\mathrm{f}^{\mathrm{O}}=(\mathrm{f} \mathrm{OSC} / 384) \mathrm{Hz}$. |  | - | 0 | Open |
| OSC | 61 | Oscillator connection (for generating the common segment alternation waveform) |  | - | 1 | GND |
|  |  | Serial data transfer pins : connected to the microprocessor. | CE: chip enable | H | 1 | GND |
| CL | 63 |  | CL: synchronization clock | $\mathrm{L} \rightarrow \mathrm{H}$ |  |  |
| DI | 64 |  | DI: transfer data | - |  |  |
| $\overline{\mathrm{NH}}$ | 57 | Forcibly turns off the display without regard for the internal data. Serial data can always be input, whatever the state of this pin. |  | L | 1 | GND |
| $V_{D D}{ }^{1}$ | 58 | Used for the $2 / 3$ bias voltage when bias voltages are provided externally. Connect to $V_{D D} 2$ when $1 / 2$ bias is used. |  | - | 1 | Open |
| $V_{D D^{2}}$ | 59 | Used for the $1 / 3$ bias voltage when bias voltages are provided externally. Connect to $\mathrm{V}_{\mathrm{DD}} 1$ when $1 / 2$ bias is used. |  | - | 1 | Open |

## Serial Data Transfer Format

1. Serial data

2. Data transfer format

3. When used with fewer than 156 segments
<Example> Using 63 segments
Segment allocation method......Sixty three segments are allocated starting at D156.


- CCB address 41
- D1 to D156 Display data
- DR $\qquad$ Drive method selection bit
$1=1 / 3$ duty, $1 / 3$ bias
$0=1 / 3$ duty, $1 / 2$ bias
- SC $\qquad$ Segment drive/clear control bit
$1=$ Clear (Display clearing waveforms are output from common and segment pins.)
$0=$ Drive (Normal drive)
- BU . $\qquad$ Normal mode/power saving mode control bit
$1=$ Power saving mode (The oscillator is stopped and the common and segment pins go to the ground level.)
$0=$ Normal mode
-* $\qquad$ Dont't care

Transferred Data/Output Pin Correspondence

|  | COM3 | COM2 | COM1 |
| :---: | :---: | :---: | :---: |
| S1 | D1 | D2 | D3 |
| S2 | D4 | D5 | D6 |
| S3 | D7 | D8 | D9 |
| S4 | D10 | D11 | D12 |
| S5 | D13 | D14 | D15 |
| S6 | D16 | D17 | D18 |
| S7 | D19 | D20 | D21 |
| S8 | D22 | D23 | D24 |
| S9 | D25 | D26 | D27 |
| S10 | D28 | D29 | D30 |
| S11 | D31 | D32 | D33 |
| S12 | D34 | D35 | D36 |
| S13 | D37 | D38 | D39 |
| S14 | D40 | D41 | D42 |
| S15 | D43 | D44 | D45 |
| S16 | D46 | D47 | D48 |
| S17 | D49 | D50 | D51 |
| S18 | D52 | D53 | D54 |
| S19 | D55 | D56 | D57 |
| S20 | D58 | D59 | D60 |
| S21 | D61 | D62 | D63 |
| S22 | D64 | D65 | D66 |
| S23 | D67 | D68 | D69 |
| S24 | D70 | D71 | D72 |
| S25 | D73 | D74 | D75 |
| S26 | D76 | D77 | D78 |


|  | COM3 | COM2 | COM1 |
| :---: | :---: | :---: | :---: |
| S27 | D79 | D80 | D81 |
| S28 | D82 | D83 | D84 |
| S29 | D85 | D86 | D87 |
| S30 | D88 | D89 | D90 |
| S31 | D91 | D92 | D93 |
| S32 | D94 | D95 | D96 |
| S33 | D97 | D98 | D99 |
| S34 | D100 | D101 | D102 |
| S35 | D103 | D104 | D105 |
| S36 | D106 | D107 | D108 |
| S37 | D109 | D110 | D111 |
| S38 | D112 | D113 | D114 |
| S39 | D115 | D116 | D117 |
| S40 | D118 | D119 | D120 |
| S41 | D121 | D122 | D123 |
| S42 | D124 | D125 | D126 |
| S43 | D127 | D128 | D129 |
| S44 | D130 | D131 | D132 |
| S45 | D133 | D134 | D135 |
| S46 | D136 | D137 | D138 |
| S47 | D139 | D140 | D141 |
| S48 | D142 | D143 | D144 |
| S49 | D145 | D146 | D147 |
| S50 | D148 | D149 | D150 |
| S51 | D151 | D152 | D153 |
| S52 | D154 | D155 | D156 |

## 1/2 Bias, 1/3 Duty Drive Technique

COM1

COM2

сом3

LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are turned off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are on.

LCD driver output when LCD segments corresponding to COM1 and COM3 are on.

LCD driver output when LCD segments corresponding to COM2 and COM3 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are on.

1/2 Bias, 1/3 Duty Waveforms

COM1

COM2

COM3

LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are turned off.

LCD driver output when only LCD segments corresponding to COM1 are on.

LCD driver output when only LCD segments corresponding to COM2 are on.

LCD driver output when LCD segments corresponding to COM1 and COM2 are on.

LCD driver output when only LCD segments corresponding to COM3 are on.

LCD driver output when LCD
segments corresponding to COM1 and COM3 are on.

LCD driver output when LCD
segments corresponding to
COM2 and COM3 are on.

LCD driver output when all LCD segments corresponding to COM1, COM2, and COM3 are on.


1/3 Bias, 1/3 Duty Waveforms

## LC75850E, 75850W

## INH and Display Control

Since the IC internal data (D1 to D156, DR, SC, and BU) is undefined when power is first applied, $\overline{\mathrm{INH}}$ should be set low at the same time as power is applied, and data should be transferred from the microprocessor while $\overline{\mathrm{INH}}$ is held low. When the data transfer has completed, set INH high. This will prevent meaningless displays at power on.


Figure 3

## Application Circuit Example 1

1/3 Bias (for use with small panels)


## Application Circuit Example 2

1/3 Bias (for use with normal size panels)


## Application Circuit Example 3

## 1/3 Bias (for use with large panels)



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

